참고문헌 (24)

1. Wakerly 358 1999 Digital Design Principles and Practices 

2. Cormen 44 2009 Introduction to Algorithms 

3. Md. Raqibul Hasan M, Sohel Rahman, Masud Hasan, Md. Mahmudul Hasan, Ameer Ali M, An improved pipelined processor architecture eliminating branch and jump penalty, In: IEEE International Conference on Computer Engineering and Applications, 2010, pp. 621-625. 

4. 10.1109/ASICON.2011.6157129 Kanwen Wang, Shuai Chen, Wei Cao, Lingli Wang, Tong P. Jiarong, A coarse grained reconfigurable computing unit, In: IEEE International Conference on ASIC, 2011, pp. 87-90. 

   

5. IEEE Trans. Circuits Syst. Yingtao 51 7 345 2004 10.1109/TCSII.2004.831429 A novel multiplexer-based low-power full adder 

   상세보기

6. Eur. J. Sci. Res. Shanthala 30 4 620 2009 VLSI design and implementation of low power MAC unit with block enabling technique 

7. 10.1109/EWDTS.2008.5580162 A. Drozd, S. Antoshchuk, A. Rucinski, A. Martinuk, Parity prediction method for on-line testing of a barrel-shifter, In: East-West Design & Test Symposium (EWDTS), 2008, pp. 208-215. 

   

8. 10.1145/240518.240565 Shashidhar Thakur, D.F. Wong, Shankar Krishnamoorthy, Delay minimal decomposition of multiplexers in technology mapping, In: IEEE International Conference on Design Automation, 1996, pp. 254-257. 

   

9. IEEE J. Des. Test Comput. Mitra 17 90 2000 10.1109/54.895009 Efficient multiplexer synthesis techniques 

   상세보기

10. S. Mitra, L.J. Avra, E.J. McCluskey, Efficient Multiplexer Synthesis, Technical Report CRC-TR-00- 3, Center for Reliable Computing, Stanford Univ, 2000. 

11. Wakerly 2009 David Money Harris, CMOS VLSI Design, A Circuits and Systems Perspective, 4th edition 

12. Sutherland 1998 Logical Effort: Designing Fast CMOS Circuits 

13. 10.1109/TEST.2005.1583993 A.S. Mudlapur, V.D. Agrawal, A.D. Singh, A random access scans architecture to reduce hardware overhead, In: IEEE International Test Conference, no. 15.1, 2005, pp. 1-9. 

    

14. 10.1109/ISCAS.2010.5537094 A. Abhishek, Amanulla Khan, Virendra Singh, Kewal K. Salujay, Adit D. Singh, Test application time minimization for RAS using basis optimization of column decoder, In: IEEE International Symposium on Circuits and Systems (ISCAS), 2010, pp. 2614-2617. 

    

15. Page 2009 A practical Introduction to Computer Architecture 

16. 10.1109/ISCAS.2011.5937844 K. Johansson, O. Gustafsson, L.S. DeBrunner, L. Wanhammar, Minimum adder delay multiple constant multiplication algorithm for low power FIR filter, In: IEEE International Symposium on Circuits and Systems, 2011, pp. 1439-1442. 

    

17. IEEE Trans. Very Large Scale Integr. Syst. Young-Ho 18 2 201 2010 10.1109/TVLSI.2008.2009113 A new VLSI architecture of parallel multiplier accumulator based on radix-2 modified booth algorithm 

    상세보기

18. IEEE J. Solid State Circuits Stefanos 32 11 1683 1997 10.1109/4.641688 A semidigital dual delay-locked loop 

    상세보기

19. Microelectron. J. Hadi 45 597 2014 10.1016/j.mejo.2014.04.014 A novel digital logic implementation approach on nano crossbar arrays using memristor-based multiplexers 

    상세보기

20. 10.1109/WICT.2011.6141345 J. Kathuria, A. Chhabra, G. Kaur, R. Chadha, Low power synchronous buffer based Queue for 3D MPSoC, In: IEEE World Congress on Information and Communication Technologies, 2011, pp. 778-782. 

    

21. Cadence, 〈http://www.cadence.com/Alliances/pages/tsmcrequest.aspx〉. 

22. McLaurin L. Teresa, Frank Frederick, Rich Slobodnik, A methodology for testing one-hot transmission gate multiplexers, In: IEEE International Test Conference vol. 10, 2005, p. 716. 

23. 10.1109/ISPACS.2012.6473602 Yang Po-Hui, Chen Jing-Min, Lin Kai-Shun, A high-performance 128-to-1 CMOS multiplexer tree, In: IEEE International Symposium on Intelligent Signal Processing and Communication Systems, 2012, pp. 806-809. 

    

24. Hubert 2008 Digital Integrated Circuit: From VLSI Architecture to CMOS Fabrication