참고문헌 (32)

1. Tezuka, T., Nakaharai, S., Moriyama, Y., Sugiyama, N., Takagi, S.. High-mobility strained SiGe-on-insulator pMOSFETs with Ge-rich surface channels fabricated by local condensation technique. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.26, no.4, 243-245.

   상세보기

2. IEDM Tech Dig Source/drain germanium condensation for p-channel strained ultra-thin body transistors chui 2005 493 

3. De Michielis, L., Lattanzio, L., Ionescu, A. M.. Understanding the Superlinear Onset of Tunnel-FET Output Characteristic. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.33, no.11, 1523-1525.

   상세보기

4. Sang Wan Kim, Jang Hyun Kim, Tsu-Jae King Liu, Woo Young Choi, Byung-Gook Park. Demonstration of L-Shaped Tunnel Field-Effect Transistors. IEEE transactions on electron devices, vol.63, no.4, 1774-1778.

   상세보기

5. VLSI Tech Dig Germanium-source tunnel field effect transistors with record high I $\rm _{ON}$ /I $\rm _{OFF}$ kim 2009 178 

6. Nayfeh, O.M., Chleirigh, C.N., Hennessy, J., Gomez, L., Hoyt, J.L., Antoniadis, D.A.. Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-Germanium Type-II Staggered Heterojunctions. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.29, no.9, 1074-1077.

   상세보기

7. 10.1109/IEDM.2011.6131666 

   

8. Han, Genquan, Guo, Pengfei, Yang, Yue, Zhan, Chunlei, Zhou, Qian, Yeo, Yee-Chia. Silicon-based tunneling field-effect transistor with elevated germanium source formed on (110) silicon substrate. Applied physics letters, vol.98, no.15, 153502-.

   상세보기

9. VLSI Tech Dig Strained tunnel FETs with record I $\rm _{ON}$ : First demonstration of ETSOI TFETs with SiGe channel and RSD villalon 2012 49 

10. IEDM Tech Dig High I $\rm _{on}$ /I $\rm _{off}$ Ge-source ultrathin body strained-SOI tunnel FETs kim 2014 13.2.1 

11. 10.1109/VLSIT.2015.7223687 

    

12. IEDM Tech Dig Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <60 mV/dec subthreshold slope krishnamohan 2008 1 

13. Kuo-Hsing Kao, Verhulst, A. S., Vandenberghe, W. G., Soree, B., Groeseneken, G., De Meyer, K.. Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETs. IEEE transactions on electron devices, vol.59, no.2, 292-301.

    상세보기

14. Impellizzeri, G., Mirabella, S., Bruno, E., Piro, A. M., Grimaldi, M. G.. B activation and clustering in ion-implanted Ge. Journal of applied physics, vol.105, no.6, 063533-.

    상세보기

15. 10.1109/ESSDERC.2011.6044185 

    

16. Mirabella, S., Impellizzeri, G., Piro, A. M., Bruno, E., Grimaldi, M. G.. Activation and carrier mobility in high fluence B implanted germanium. Applied physics letters, vol.92, no.25, 251909-.

    상세보기

17. 10.1109/IEDM.2010.5703372 

    

18. VLSI Tech Dig Synthetic electric field tunnel FETs: Drain current multiplication demonstrated by wrapped gate electrode around ultrathin epitaxial channel morita 2013 236t 

19. De Michielis, Luca, Lattanzio, Livio, Moselund, Kirsten E., Riel, Heike, Ionescu, Adrian M.. Tunneling and Occupancy Probabilities: How Do They Affect Tunnel-FET Behavior?. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.34, no.6, 726-728.

    상세보기

20. Kim, Sang Wan, Choi, Woo Young, Sun, Min-Chul, Kim, Hyun Woo, Park, Byung-Gook. Design Guideline of Si-Based L-Shaped Tunneling Field-Effect Transistors. Japanese journal of applied physics, vol.51, no.6, 06FE09-.

    상세보기

21. Kim, Hyun Woo, Kim, Jong Pil, Kim, Sang Wan, Sun, Min-Chul, Kim, Garam, Kim, Jang Hyun, Park, Euyhwan, Kim, Hyungjin, Park, Byung-Gook. Schottky Barrier Tunnel Field-Effect Transistor using Spacer Technique. Journal of semiconductor technology and science, vol.14, no.5, 572-578.

    원문보기 상세보기

22. 10.1109/IEDM.2013.6724560 

    

23. Choi, Woo Young, Park, Byung-Gook, Lee, Jong Duk, Liu, Tsu-Jae King. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.28, no.8, 743-745.

    상세보기

24. IEDM Tech Dig Experimental realization of complementary p- and n- tunnel FinFETs with subthreshold slopes of less than 60 mV/decade and very low (pA/ $\mu $ m) off-current on a Si CMOS platform morita 2014 9.7.1 

25. Ionescu, Adrian M., Riel, Heike. Tunnel field-effect transistors as energy-efficient electronic switches. Nature, vol.479, no.7373, 329-337.

    상세보기

26. SentaurusTM Device User Guide Version I-2013 12 0 

27. Fundamentals of Modern VLSI Devices taur 2009 10.1017/CBO9781139195065 

    

28. 10.1002/0470068329 

    

29. Wong, Hon-Sum, White, Marvin H., Krutsick, Thomas J., Booth, Richard V.. Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's. Solid-state electronics, vol.30, no.9, 953-968.

    상세보기

30. Woojun Lee, WooYoung Choi. Influence of Inversion Layer on Tunneling Field-Effect Transistors. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.32, no.9, 1191-1193.

    상세보기

31. Chao, Y.-L., Prussin, S., Woo, J. C. S., Scholz, R.. Preamorphization implantation-assisted boron activation in bulk germanium and germanium-on-insulator. Applied physics letters, vol.87, no.14, 142102-.

    상세보기

32. Satta, A., Simoen, E., Clarysse, T., Janssens, T., Benedetti, A., De Jaeger, B., Meuris, M., Vandervorst, W.. Diffusion, activation, and recrystallization of boron implanted in preamorphized and crystalline germanium. Applied physics letters, vol.87, no.17, 172109-.

    상세보기