참고문헌 (25)

1. Yang, K.J., Hu, Chenming. MOS capacitance measurements for high-leakage thin dielectrics. IEEE transactions on electron devices, vol.46, no.7, 1500-1501.

   상세보기

2. 10.1109/IEDM.2012.6479005 

   

3. 10.1109/IEDM.2014.7047044 

   

4. Zhao, Q. T., Hartmann, J. M., Mantl, S.. An Improved Si Tunnel Field Effect Transistor With a Buried Strained $\hbox{Si}_{1-x}\hbox{Ge}_{x}$ Source. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.32, no.11, 1480-1482.

   상세보기

5. Huang, Ru, Huang, Qianqian, Chen, Shaowen, Wu, Chunlei, Wang, Jiaxin, An, Xia, Wang, Yangyuan. High performance tunnel field-effect transistor by gate and source engineering. Nanotechnology, vol.25, no.50, 505201-.

   상세보기

6. Mookerjea, Saurabh, Mohata, Dheeraj, Mayer, Theresa, Narayanan, Vijay, Datta, Suman. Temperature-Dependent $I$– $V$ Characteristics of a Vertical $\hbox{In}_{0.53}\hbox{Ga}_{0.47}\hbox{As}$ Tunnel FET. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.31, no.6, 564-566.

   상세보기

7. Leonelli, Daniele, Vandooren, Anne, Rooyackers, Rita, Verhulst, Anne S., Gendt, Stefan De, Heyns, Marc M., Groeseneken, Guido. Silicide Engineering to Boost Si Tunnel Transistor Drive Current. Japanese journal of applied physics, vol.50, no.4, 04DC05-.

   상세보기

8. Nicollian, E. H., Goetzberger, A.. The Si-SiO₂Interface - Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique. The Bell System technical journal, vol.46, no.6, 1055-1133.

   상세보기

9. J Nanosci Nanotechnol Electrical characteristics of MOS capacitor with high-k/metal gate using oxygen scavenging process lee 0 

10. 10.1002/0470068329 

    

11. 10.1109/IEDM.2011.6131666 

    

12. VLSI Tech Dig Strained tunnel FETs with record ION: First demonstration of ETSOI TFETs with SiGe channel and RSD villalon 2012 49 

13. 10.1109/ESSDERC.2011.6044185 

    

14. 10.1109/IEDM.2010.5703372 

    

15. Kim, Sang Wan, Choi, Woo Young, Sun, Min-Chul, Kim, Hyun Woo, Park, Byung-Gook. Design Guideline of Si-Based L-Shaped Tunneling Field-Effect Transistors. Japanese journal of applied physics, vol.51, no.6, 06FE09-.

    상세보기

16. VLSI Tech Dig Synthetic electric field tunnel FETs: Drain current multiplication demonstrated by wrapped gate electrode around ultrathin epitaxial channel morita 2013 236t 

17. VLSI Tech Dig Germanium-source tunnel field effect transistors with record high ION/IOFF kim 2009 178 

18. Choi, Woo Young, Park, Byung-Gook, Lee, Jong Duk, Liu, Tsu-Jae King. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.28, no.8, 743-745.

    상세보기

19. Kim, Sang Wan, Choi, Woo Young, Sun, Min-Chul, Park, Byung-Gook. Investigation on the Corner Effect of L-Shaped Tunneling Field-Effect Transistors and Their Fabrication Method. Journal of nanoscience and nanotechnology, vol.13, no.9, 6376-6381.

    상세보기

20. De Michielis, Luca, Lattanzio, Livio, Moselund, Kirsten E., Riel, Heike, Ionescu, Adrian M.. Tunneling and Occupancy Probabilities: How Do They Affect Tunnel-FET Behavior?. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.34, no.6, 726-728.

    상세보기

21. IEDM Tech Dig High Ion/Ioff Ge-source ultrathin body strained-SOI tunnel FETs kim 2014 13.2.1 

22. De Michielis, L., Lattanzio, L., Ionescu, A. M.. Understanding the Superlinear Onset of Tunnel-FET Output Characteristic. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.33, no.11, 1523-1525.

    상세보기

23. IEDM Tech Dig Experimental realization of complementary p- and n-tunnel FinFETs with subthreshold slopes of less than 60 mV/decade and very low (pA/ $\mu $ m) off-current on a Si CMOS platform morita 2014 9.7.1 

24. 10.1109/VLSIT.2015.7223687 

    

25. 10.1109/IEDM.2013.6724560