[논문]Signal Integrity Design and Analysis of a Multilayer Test Interposer for LPDDR4 Memory Test With Silicone Rubber-Based Sheet Contact

Kim, Jonghoon J.; Heegon Kim; Jung, Daniel H.; Sumin Choi; Jaemin Lim; Youngwoo Kim; Junyong Park; Hyesoo Kim; Dongho Ha; Bae, Michael; Joungho Kim

doi:10.1109/TEMC.2016.2639524

Signal Integrity Design and Analysis of a Multilayer Test Interposer for LPDDR4 Memory Test With Silicone Rubber-Based Sheet Contact

IEEE transactions on electromagnetic compatibility, v.59 no.4 pt.1, 2017년, pp.1239 - 1251

Kim, Jonghoon J. , Heegon Kim , Jung, Daniel H. , Sumin Choi , Jaemin Lim , Youngwoo Kim , Junyong Park , Hyesoo Kim , Dongho Ha , Bae, Michael , Joungho Kim

Abstract ▼ AI-Helper

As the data rate of Low Power Double Data Rate 4 (LPDDR4) memory now exceeds 3.2 Gb/s, it is becoming more difficult to meet the target specifications. While testing has become of utmost importance, it is not viable to have a direct access to the signal pins in a package on package configuration due to the densely located array of solder balls; instead, a test interposer with an excellent electrical performance needs to be adopted to provide test access. In this paper, we first propose a novel test interposer scheme for testing LPDDR4 memory packages. For accurate testing without significant influence on the intrinsic signal path, the proposed test interposer is designed considering a number of signal integrity issues such as intersymbol interference, jitter, impedance matching, and crosstalk. Furthermore, by adopting silicone rubber sheet in place of soldering, the proposed test interposer enhances reusability of the packages with a fast setup time. Moreover, a reconstruction method is proposed that can reconstruct the voltage at application processor using the waveform captured on the test interposer, instead of probing at the ball gray array directly. Through a series of simulations and measurements, we experimentally verified the proposed test interposer. The proposed test interposer scheme can be widely adopted for testing of high-performance packages with its high accuracy and practicality.

참고문헌 (17)

LPDDR4 EdgeProbe Component Interposers 2014
10.1109/SMELEC.2008.4770348
10.1109/EPTC.2015.7412426
10.1109/EDAPS.2015.7383666
IEEE Trans Compon Packag Manuf Technol Improved target impedance for power distribution network design with power traces based on rigorous transient analysis in a handheld device kim 2013 10.1109/TCPMT.2012.2232353 3 1554

상세보기
Standard for Validation of Computational Electromagnetics Computer Modeling and Simulations Part 1 2008
Duffy, A.P., Martin, A.J.M., Orlandi, A., Antonini, G., Benson, T.M., Woolfson, M.S.. Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part I-the FSV method. IEEE transactions on electromagnetic compatibility, vol.48, no.3, 449-459.

상세보기
Orlandi, A., Duffy, A.P., Archambeault, B., Antonini, G., Coleby, D.E., Connor, S.. Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part II- assessment of FSV performance. IEEE transactions on electromagnetic compatibility, vol.48, no.3, 460-467.

상세보기
Proc Electr Des Adv Packag Syst Symp Chip-package-board co-design—A DDR3 system design example from circuit designers’ perspective lin 0 27
Proc IEEE Electrical Performance Electronic Packag Design and characterization of a 12.8 GB/s low power differential memory system for mobile applications oh 0 33
10.1109/EDAPS.2010.5683010
10.1109/EMCEUROPE.2008.4786874
Jongbae Park, Hyungsoo Kim, Youchul Jeong, Jingook Kim, Jun So Pak, Dong Gun Kam, Joungho Kim. Modeling and measurement of simultaneous switching noise coupling through signal via transition. IEEE transactions on advanced packaging : a publication of the IEEE Components, Packaging, and Manufacturing Technology Society and the Lasers and Electro Optics Society, vol.29, no.3, 548-559.

상세보기
10.1109/ISEMC.2008.4652163
JEDEC Standards (Low Power Double Data Rate 4) 2014
10.1109/ECTC.2011.5898611
Proc Int Symp Electromagn Compat Eur Design methodology for PDN synthesis on multilayer PCBs archambeaul 0 1

LOADING...

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관 관리번호, 논문명, 대등논문명, 저자 , 저널/프로시딩명, 발행기관, 발행년, 발행언어, 권, 호, 시작페이지, 끝페이지, ISBN, ISSN, 주제분야, 키워드, 초록(한글), 초록(영문), 저자(소속기관)
저장형식	Text(ASCII format) Excel format RefWorks Direct Export RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Signal Integrity Design and Analysis of a Multilayer Test Interposer for LPDDR4 Memory Test With Silicone Rubber-Based Sheet Contact

Abstract ▼ AI-Helper

참고문헌 (17)

이 논문을 인용한 문헌

연구과제 타임라인

관련 콘텐츠

원문 URL 링크

이 논문과 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Signal Integrity Design and Analysis of a Multilayer Test Interposer for LPDDR4 Memory Test With Silicone Rubber-Based Sheet Contact

Abstract ▼ AI-Helper

참고문헌 (17)

이 논문을 인용한 문헌

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

관련 콘텐츠

원문 URL 링크

이 논문과 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트