다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IEEE transactions on electron devices, v.64 no.6, 2017년, pp.2635 - 2642
Zhao, Qinghang (Department of Electronic Engineering, Tsinghua University, Beijing, China) , Sun, Wenyu (Department of Electronic Engineering, Tsinghua University, Beijing, China) , Zhao, Jiaqing (Department of Electronic Engineering, National Engineering Laboratory of TFT-LCD Materials and Technologies, Shanghai Jiao Tong University, Shanghai, China) , Feng, Linrun (NeuDrive Limited, Macclesfield, U.K.) , Xu, Xiaoli (Department of Electronic Engineering, Tsinghua University, Beijing, China) , Liu, Wenjiang (Department of Electronic Engineering, National Engineering Laboratory of TFT-LCD Materials and Technologies, Shanghai Jiao Tong University, Shanghai, China) , Guo, Xiaojun (Department of Electronic Engineering, Tsinghua University, Beijing, China) , Liu, Yongpan , Yang, Huazhong
AI-Helper
Flexibleelectronics based on thin-film transistors (TFTs) are promising in the area of Internet of Things and wearable devices, where the pseudo-CMOS logic is widely used in the unipolar TFT circuits. Though plenty of device models exist, analytical circuit-level models are still absent, preventing ...
Jiaqing Zhao, Qingyu Cui, Xiaojun Guo.
An Analytical Yield Model for Zero-
Qinghang Zhao, Yongpan Liu, Jiaqing Zhao, Xiaojun Guo, Hehe Li, Huazhong Yang.
Noise Margin Modeling for Zero-
Yuanfeng Chen, Di Geng, Mativenga, Mallory, Hyoungsik Nam, Jin Jang. High-Speed Pseudo-CMOS Circuits Using Bulk Accumulation a-IGZO TFTs. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.36, no.2, 153-155.
Kim, David K., Lai, Yuming, Diroll, Benjamin T., Murray, Christopher B., Kagan, Cherie R.. Flexible and low-voltage integrated circuits constructed from high-performance nanocrystal transistors. Nature communications, vol.3, 1216-.
Lohstroh, J., Seevinck, E., de Groot, J.. Worst-case static noise margin criteria for logic circuits and their mathematical equivalence. IEEE journal of solid-state circuits, vol.18, no.6, 803-807.
De Vusser, S., Genoe, J., Heremans, P.. Influence of transistor parameters on the noise margin of organic digital circuits. IEEE transactions on electron devices, vol.53, no.4, 601-610.
10.1109/ISSCC.2013.6487658
Myny, Kris, Rockele, Maarten, Chasin, Adrian, Duy-Vu Pham, Steiger, Jurgen, Botnaras, Silviu, Weber, Dennis, Herold, Bernhard, Ficker, Jurgen, van Putten, Bas Der, Gelinck, Gerwin H., Genoe, Jan, Dehaene, Wim, Heremans, Paul. Bidirectional Communication in an HF Hybrid Organic/Solution-Processed Metal-Oxide RFID Tag. IEEE transactions on electron devices, vol.61, no.7, 2387-2393.
Nature Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors nomura 2004 432 488
Tsung-Ching Huang, Fukuda, K, Chun-Ming Lo, Yung-Hui Yeh, Sekitani, T, Someya, T, Kwang-Ting Cheng. Pseudo-CMOS: A Design Style for Low-Cost and Robust Flexible Electronics. IEEE transactions on electron devices, vol.58, no.1, 141-150.
Ishida, K., Tsung-Ching Huang, Honda, K., Shinozuka, Y., Fuketa, H., Yokota, T., Zschieschang, U., Klauk, H., Tortissier, G., Sekitani, T., Toshiyoshi, H., Takamiya, M., Someya, T., Sakurai, T.. Insole Pedometer With Piezoelectric Energy Harvester and 2 V Organic Circuits. IEEE journal of solid-state circuits, vol.48, no.1, 255-264.
Chang-Hyun Kim, Bonnassieux, Yvan, Horowitz, Gilles. Compact DC Modeling of Organic Field-Effect Transistors: Review and Perspectives. IEEE transactions on electron devices, vol.61, no.2, 278-287.
Marinov, O., Deen, M.J., Zschieschang, U., Klauk, H.. Organic Thin-Film Transistors: Part I—Compact DC Modeling. IEEE transactions on electron devices, vol.56, no.12, 2952-2961.
Feng, Linrun, Tang, Wei, Zhao, Jiaqing, Yang, Ruozhang, Hu, Wei, Li, Qiaofeng, Wang, Ruolin, Guo, Xiaojun. Unencapsulated Air-stable Organic Field Effect Transistor by All Solution Processes for Low Power Vapor Sensing. Scientific reports, vol.6, 20671-.
Forrest, Stephen R.. The path to ubiquitous and low-cost organic electronic appliances on plastic. Nature, vol.428, no.6986, 911-918.
IEEE Trans Electron Devices Analytical models for delay and power analysis of zero- $V_{GS}$ load unipolar thin-film transistor logic circuits cui 2014 61 3838
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.