참고문헌 (31)

1. Gammie, Gordon, Wang, Alice, Mair, Hugh, Lagerquist, Rolf, Chau, Minh, Royannez, Philippe, Gururajarao, Sumanth, Ko, Uming. SmartReflex Power and Performance Management Technologies for 90 nm, 65 nm, and 45 nm Mobile Application Processors. Proceedings of the IEEE, vol.98, no.2, 144-159.

   상세보기

2. 10.1109/IEDM.2012.6478969 

   

3. Kuhn, K. J.. Considerations for Ultimate CMOS Scaling. IEEE transactions on electron devices, vol.59, no.7, 1813-1828.

   상세보기

4. Choi, Woo Young, Park, Byung-Gook, Lee, Jong Duk, Liu, Tsu-Jae King. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.28, no.8, 743-745.

   상세보기

5. Yang, Zhaonian. Tunnel Field-Effect Transistor With an L-Shaped Gate. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.37, no.7, 839-842.

   상세보기

6. Lanuzza, Marco, Strangio, Sebastiano, Crupi, Felice, Palestri, Pierpaolo, Esseni, David. Mixed Tunnel-FET/MOSFET Level Shifters: A New Proposal to Extend the Tunnel-FET Application Domain. IEEE transactions on electron devices, vol.62, no.12, 3973-3979.

   상세보기

7. 2015 10.7567/JJAP.54.04DC04 54 1347-4065 Jpn. J. Appl. Phys. Fuketa H. 

   상세보기

8. Hanna, Amir N., Fahad, Hossain M., Hussain, Muhammad M.. InAs/Si Hetero-Junction Nanotube Tunnel Transistors. Scientific reports, vol.5, 9843-.

   상세보기

9. Wei Wang, Peng-Fei Wang, Chun-Min Zhang, Xi Lin, Xiao-Yong Liu, Qing-Qing Sun, Peng Zhou, Zhang, David Wei. Design of U-Shape Channel Tunnel FETs With SiGe Source Regions. IEEE transactions on electron devices, vol.61, no.1, 193-197.

   상세보기

10. Datta, S., Liu, H., Narayanan, V.. Tunnel FET technology: A reliability perspective. Microelectronics reliability, vol.54, no.5, 861-874.

    상세보기

11. Biswas, Arnab, Dagtekin, Nilay, Grabinski, Wladyslaw, Bazigos, Antonios, Le Royer, Cyrille, Hartmann, Jean-Michel, Tabone, Claude, Vinet, Maud, Ionescu, Adrian M.. Investigation of tunnel field-effect transistors as a capacitor-less memory cell. Applied physics letters, vol.104, no.9, 092108-.

    상세보기

12. Wan, J., Zaslavsky, A., Le Royer, C., Cristoloveanu, S.. Novel Bipolar-Enhanced Tunneling FET With Simulated High On-Current. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.34, no.1, 24-26.

    상세보기

13. Kotlyar, R., Avci, U. E., Cea, S., Rios, R., Linton, T. D., Kuhn, K. J., Young, I. A.. Bandgap engineering of group IV materials for complementary n and p tunneling field effect transistors. Applied physics letters, vol.102, no.11, 113106-.

    상세보기

14. De Michielis, Luca, Lattanzio, Livio, Moselund, Kirsten E., Riel, Heike, Ionescu, Adrian M.. Tunneling and Occupancy Probabilities: How Do They Affect Tunnel-FET Behavior?. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.34, no.6, 726-728.

    상세보기

15. Huh, In, Cheon, Woo Young, Choi, Woo Young. Subthreshold-swing-adjustable tunneling-field-effect-transistor-based random-access memory for nonvolatile operation. Applied physics letters, vol.108, no.15, 153506-.

    상세보기

16. Sang Wan Kim, Jang Hyun Kim, Tsu-Jae King Liu, Woo Young Choi, Byung-Gook Park. Demonstration of L-Shaped Tunnel Field-Effect Transistors. IEEE transactions on electron devices, vol.63, no.4, 1774-1778.

    상세보기

17. Brown, A.R., Roy, G., Asenov, A.. Poly-Si-Gate-Related Variability in Decananometer MOSFETs With Conventional Architecture. IEEE transactions on electron devices, vol.54, no.11, 3056-3063.

    상세보기

18. 10.1109/VLSIT.2008.4588574 

    

19. Leung, G., Chi On Chui. Stochastic Variability in Silicon Double-Gate Lateral Tunnel Field-Effect Transistors. IEEE transactions on electron devices, vol.60, no.1, 84-91.

    상세보기

20. Damrongplasit, N., Changhwan Shin, Sung Hwan Kim, Vega, R. A., Tsu-Jae King Liu. Study of Random Dopant Fluctuation Effects in Germanium-Source Tunnel FETs. IEEE transactions on electron devices, vol.58, no.10, 3541-3548.

    상세보기

21. Choi, Kyoung Min, Choi, Woo Young. Work-Function Variation Effects of Tunneling Field-Effect Transistors (TFETs). IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.34, no.8, 942-944.

    상세보기

22. 2013 Sentaurus Device User Guide Version H-2013.03 

23. 10.1109/IEDM.2013.6724558 

    

24. Paasch, G., Übensee, H.. A Modified Local Density Approximation. Electron Density in Inversion Layers. Physica status solidi. B, Basic research, vol.113, no.1, 165-178.

    상세보기

25. Asenov, A., Kaya, S., Brown, A.R.. Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. IEEE transactions on electron devices, vol.50, no.5, 1254-1260.

    상세보기

26. 10.1109/IEDM.2000.904310 

    

27. Ming-Long Fan, Hu, Vita Pi-Ho, Yin-Nein Chen, Pin Su, Ching-Te Chuang. Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET. IEEE transactions on electron devices, vol.60, no.6, 2038-2044.

    상세보기

28. 10.1109/ULIS.2013.6523492 

    

29. Yue Yang, Xin Tong, Li-Tao Yang, Peng-Fei Guo, Lu Fan, Yee-Chia Yeo. Tunneling Field-Effect Transistor: Capacitance Components and Modeling. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.31, no.7, 752-754.

    상세보기

30. Woojun Lee, WooYoung Choi. Influence of Inversion Layer on Tunneling Field-Effect Transistors. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.32, no.9, 1191-1193.

    상세보기

31. Wang, X., Brown, A.R., Cheng, B., Roy, S., Asenov, A.. Drain bias effects on statistical variability and reliability and related subthreshold variability in 20-nm bulk planar MOSFETs. Solid-state electronics, vol.98, 99-105.

    상세보기