최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기IEEE journal of solid-state circuits, v.53 no.1, 2018년, pp.144 - 154
Yi, Il-Min (Pohang University of Science and Technology, Pohang, South Korea) , Chae, Min-Kyun (Pohang University of Science and Technology, Pohang, South Korea) , Hyun, Seok-Hun (Samsung Electronics, Hwaseong, South Korea) , Bae, Seung-Jun (Samsung Electronics, Hwaseong, South Korea) , Choi, Jung-Hwan (Samsung Electronics, Hwaseong, South Korea) , Jang, Seong-Jin (Samsung Electronics, Hwaseong, South Korea) , Kim, Byungsub (Pohang University of Science and Technology, Pohang, South Korea) , Sim, Jae-Yoon (Pohang University of Science and Technology, Pohang, South Korea) , Park, Hong-June (Pohang University of Science and Technology, Pohang, South Korea)
A time-based (TB) receiver (RX) with a 2-tap TB decision feedback equalizer (DFE) is proposed for mobile DRAM interface. The TB RX consists of a voltage-to-time converter (VTC), a TB DFE, and a time comparator. The VTC converts the RX input voltage to a time difference between two VTC outputs by usi...
Wong, Koon-Lun Jackie, Rylyakov, Alexander, Yang, Chih-Kong Ken. A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver With a 2-Tap DFE Using Soft Decisions. IEEE journal of solid-state circuits, vol.42, no.4, 881-888.
IEEE ISSCC Dig Tech Papers A time-based receiver with 2-tap DFE for a 12 Gb/s/pin single-ended transceiver of mobile DRAM interface in 0.8 V 65 nm CMOS yi 2017 400
Proc IEEE Symp VLSI Circuits A low-EMI four-bit four-wire single-ended DRAM interface by using a three-level balanced coding scheme yi 2016 1
Bucher, Michael, Kollipara, Ravi T., Su, Bruce, Gopalakrishnan, Liji, Prabhu, Kashinath, Venkatesan, Pravin Kumar, Kaviani, Kambiz, Daly, Barry, Stonecypher, B. William F., Dettloff, Wayne, Stone, Teva, Heaton, Fred, Yi Lu, Madden, Chris, Bangalore, Sanath, Eble, John C., Nguyen, Nhat M., Lei Luo. A 6.4-Gb/s Near-Ground Single-Ended Transceiver for Dual-Rank DIMM Memory Interface Systems. IEEE journal of solid-state circuits, vol.49, no.1, 127-139.
Byungsub Kim, Yong Liu, Dickson, T.O., Bulzacchelli, J.F., Friedman, D.J.. A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS. IEEE journal of solid-state circuits, vol.44, no.12, 3526-3538.
Dickson, T.O., Bulzacchelli, J.F., Friedman, D.J.. A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology. IEEE journal of solid-state circuits, vol.44, no.4, 1298-1305.
Nazari, Meisam Honarvar, Emami-Neyestanak, Azita. A 15-Gb/s 0.5-mW/Gbps Two-Tap DFE Receiver With Far-End Crosstalk Cancellation. IEEE journal of solid-state circuits, vol.47, no.10, 2420-2432.
IEEE ISSCC Dig Tech Papers A 0.25 pJ/b 0.7 V 16 Gb/s 3-tap decision-feedback equalizer in 65 nm CMOS bai 2014 46
Shahramian, Shayan, Carusone, Anthony Chan. A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS. IEEE journal of solid-state circuits, vol.50, no.7, 1722-1735.
IEEE ISSCC Dig Tech Papers A 0.45-to-0.7 V 1-to-6 Gb/s 0.29-to-0.58 pJ/b source-synchronous transceiver using automatic phase calibration in 65 nm CMOS choi 2015 66
Kim, J., Horowitz, M.A.. Adaptive supply serial links with sub-1-V operation and per-pin clock recovery. IEEE journal of solid-state circuits, vol.37, no.11, 1403-1413.
Balamurugan, Ganesh, Kennedy, Joseph, Banerjee, Gaurab, Jaussi, James E., Mansuri, Mozhgan, O'Mahony, Frank, Casper, Bryan, Mooney, Randy. A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS. IEEE journal of solid-state circuits, vol.43, no.4, 1010-1019.
Song, Young-Hoon, Bai, Rui, Hu, Kangmin, Yang, Hae-Woong, Chiang, Patrick Yin, Palermo, Samuel. A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O Transceiver in 65 nm CMOS. IEEE journal of solid-state circuits, vol.48, no.5, 1276-1289.
Kangmin Hu, Rui Bai, Tao Jiang, Chao Ma, Ragab, A., Palermo, S., Chiang, P. Y.. 0.16-0.25 pJ/bit, 8 Gb/s Near-Threshold Serial Link Receiver With Super-Harmonic Injection-Locking. IEEE journal of solid-state circuits, vol.47, no.8, 1842-1853.
Il-Min Yi, Soo-Min Lee, Seung-Jun Bae, Young-Soo Sohn, Jung-Hwan Choi, Seong-Jin Jang, Byungsub Kim, Jae-Yoon Sim, Hong-June Park. A 40 mV-Differential-Channel-Swing Transceiver Using a RX Current-Integrating TIA and a TX Pre-Emphasis Equalizer With a CML Driver at 9 Gb/s. IEEE transactions on circuits and systems. a publication of the IEEE Circuits and Systems Society. I, Regular papers, vol.63, no.1, 122-133.
IEEE ISSCC Dig Tech Papers A 3.2 Gb/s/pin 8 Gb 1.0 V LPDDR4 SDRAM with integrated ECC engine for sub-1 V DRAM core operation oh 2014 430
Stojanovic, V., Ho, A., Garlepp, B.W., Chen, F., Wei, J., Tsang, G., Alon, E., Kollipara, R.T., Werner, C.W., Zerbe, J.L., Horowitz, M.A.. Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery. IEEE journal of solid-state circuits, vol.40, no.4, 1012-1026.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.