참고문헌 (33)

1. Proc. IEEE Seabaugh 98 12 2095 2010 10.1109/JPROC.2010.2070470 Low-voltage tunnel transistors for beyond CMOS logic 

   상세보기

2. Nature Ionescu 479 7373 329 2011 10.1038/nature10679 Tunnel field-effect transistors as energy-efficient electronic switches 

   상세보기

3. IEEE Electron Device Lett. Dey 34 2 211 2013 10.1109/LED.2012.2234078 High-current GaSb/InAs (Sb) nanowire tunnel field-effect transistors 

   상세보기

4. Kim 2009 Germanium-source Tunnel Field Effect Transistors With Record High I ON/I OFF 

5. J. Appl. Phys. Toh 103 10 2008 10.1063/1.2924413 Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applications 

   상세보기

6. IEEE Electron Device Lett. Shih 32 11 1498 2011 10.1109/LED.2011.2164512 Sub-10-nm tunnel field-effect transistor with graded Si/Ge heterojunction 

   상세보기

7. Appl. Phys. Lett. Ford 98 11 2011 10.1063/1.3567021 Ultrathin body InAs tunneling field-effect transistors on Si substrates 

   상세보기

8. IEEE Electron Device Lett. Conzatti 59 8 2085 2012 10.1109/TED.2012.2200253 Strain-induced performance improvements in InAs nanowire tunnel FETs 

   상세보기

9. Bohr 2009 The New Era of Scaling in an SoC World 

10. Jan 2009 A 32 nm SoC Platform Technology With 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications 

11. IEEE J. Solid State Circuits Knickerbocker 41 8 1718 2006 10.1109/JSSC.2006.877252 3-D silicon integration and silicon packaging technology using silicon through-vias 

    상세보기

12. Born 2006 Tunnel FET: A CMOS Device for High Temperature Applications 

13. Yang 2011 Robust 6T Si Tunneling Transistor SRAM Design 

14. Cotter 2013 Evaluation of Tunnel FET-based Flip-flop Designs for Low Power, High Performance Applications 

15. IEEE Electron Device Lett. Bhushan 59 10 2635 2012 10.1109/TED.2012.2209180 DC compact model for SOI tunnel field-effect transistors 

    상세보기

16. Solomon 2011 Compact Model and Performance Estimation for Tunneling Nanowire FET 

17. Jpn. J. Appl. Phys. Cui 52 4R 2013 10.7567/JJAP.52.044303 A two-dimensional analytical model for tunnel field effect transistor and its applications 

    상세보기

18. IEEE Electron Device Lett. Liu 59 4 902 2012 10.1109/TED.2012.2183875 Scaling length theory of double-gate interband tunnel field-effect transistors 

    상세보기

19. IEEE J. Electron Device Soc. Tanaka 4 5 273 2016 10.1109/JEDS.2016.2550606 Implementation of TFET SPICE model for ultra-low power circuit analysis 

    상세보기

20. Solid State Electron. Lu 108 110 2015 10.1016/j.sse.2014.12.002 Universal analytic model for tunnel FET circuit simulation 

    상세보기

21. IEEE Electron Device Lett. Zhang 61 2 300 2014 10.1109/TED.2013.2295237 SPICE modeling of double-gate tunnel-FETs including channel transports 

    상세보기

22. Microelectron. J. Narang 44 6 479 2013 10.1016/j.mejo.2013.04.002 Drain current model for a gate all around (GAA) p-n-p-n tunnel FET 

    상세보기

23. IEEE Electron Device Lett. Pan 33 10 1468 2012 10.1109/LED.2012.2208933 A quasi-analytical model for double-gate tunneling field-effect transistors 

    상세보기

24. Solid State Electron. Gnani 84 96 2013 10.1016/j.sse.2013.02.012 Drain-conductance optimization in nanowire TFETs by means of a physics-based analytical model 

    상세보기

25. Synopsys Inc 2016 Mountain View, CA, Sentaurus Device User Guide 

26. Silvaco Inc 2015 Santa Clara, CA, SMART SPICE User's Manual 

27. Appl. Phys. Lett. Lee 100 25 2012 10.1063/1.4729930 Multiple silicon nanowire complementary tunnel transistors for ultralow-power flexible logic applications 

    상세보기

28. Simoen Vol. 261 2007 10.4028/3-908451-37-x.1 Defect and Diffusion Forum Defect analysis in semiconductor materials based on pn junction diode characteristics 

    

29. Appl. Phys. Lett. McWhorter 48 2 133 1986 10.1063/1.96974 Simple technique for separating the effects of interface traps and trapped-oxide charge in metal-oxide-semiconductor transistors 

    상세보기

30. Superlattice. Microst. Dash 86 211 2015 10.1016/j.spmi.2015.07.049 A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET) 

    상세보기

31. Sze 2006 Physics of Semiconductor Devices 

32. Zhang 2012 A compact model for double-gate tunneling field-effect-transistors and its implications on circuit behaviors 

33. Sol. Energy Mater. Sol. Cells Jain 85 3 391 2005 10.1016/j.solmat.2004.05.022 A new method to determine the diode ideality factor of real solar cell using Lambert W-function 

    상세보기