$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Processor having compression and encryption circuitry 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04L-009/00
출원번호 US-0712341 (1996-09-11)
발명자 / 주소
  • Grabon Robert J.
출원인 / 주소
  • Norand Corporation
대리인 / 주소
    Akin,Gump,Strauss,Hauer & Feld, L.L.P.
인용정보 피인용 횟수 : 161  인용 특허 : 10

초록

A data processing system (100) includes a data processor or CPU (102) having decompression circuitry (208, 212) and decryption circuitry (210, 214) that operates on compressed/encrypted data to produce decompressed and decrypted data. The data processing system includes memory (104) in which instruc

대표청구항

[ I claim:] [13.] A method of receiving and processing executable code in a processor including internal decompression circuitry, internal decryption circuitry and internal execution circuitry, comprising:receiving executable code that has been encrypted and compressed into the processor;decompressi

이 특허에 인용된 특허 (10)

  1. Best Robert M. (16016 9th Ave. NE. Seattle WA 98155), Crypto microprocessor for executing enciphered programs.
  2. Tajima Masato (Yokohama JPX) Shibagaki Taro (Tokyo JPX), Data compression/encryption processing apparatus.
  3. Paik Woo H. (San Diego CA) Heller Jerrold A. (San Diego CA) Walker Gordon K. (Boxborough MA), Digital audio scrambling system with error conditioning.
  4. Malek Charles J. (Crystal Lake IL) Furtaw Robert W. (Schaumburg IL), Method for encryption sync compression in an encrypted radio telephone interconnect system.
  5. Rosenthal Doren (3737 Sequoia Dr. San Luis Obispo CA 93401), Method for securing software against corruption by computer viruses.
  6. Thatcher ; Jr. William B. (Atlanta GA), Methods and apparatus for scrambling and unscrambling compressed data streams.
  7. Yajima Hiroshi (Kodaira JPX) Kashiwagi Yugo (Tokorozawa JPX), Microcomputer executing compressed program and generating compressed branch addresses.
  8. Best Robert M. (16016 9th Ave. NE. Seattle WA 98155), Microprocessor for executing enciphered programs.
  9. Behram Sepehr (Hampton VA) Grauzlis Nancy T. (Hampton VA) Joseph Sammy W. (Derwood MD), Privacy protected information medium using a data compression method.
  10. Yokota Masayuki (Yokohama JPX), Processor for discriminating between compressed and non-compressed program code, with prefetching, decoding and executio.

이 특허를 인용한 특허 (161)

  1. Bruce, Rolando H.; Cantong, Richard A.; Fuentes, Marizonne O., Adaptive power cycle sequences for data recovery.
  2. Bruce, Rolando H.; Cantong, Richard A.; Fuentes, Marizonne O., Adaptive power cycle sequences for data recovery.
  3. Asperger, Karl; Kiemes, Jochen; Lange, Roland; Lindinger, Andreas; Rombach, Gerhard, Arrangement comprising an integrated circuit.
  4. Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen, Associative database scanning and information retrieval.
  5. Indeck,Ronald S.; Cytron,Ron Kaplan; Franklin,Mark Allen, Associative database scanning and information retrieval.
  6. Indeck,Ronald S.; Cytron,Ron Kaplan; Franklin,Mark Allen; Chamberlain,Roger D., Associative database scanning and information retrieval using FPGA devices.
  7. Ponce, Cyrill C.; Fuentes, Marizonne Operio; Noble, Gianico Geonzon, Bit-mapped DMA and IOC transfer with dependency table comprising plurality of index fields in the cache for DMA transfer.
  8. Ponce, Cyrill C.; Fuentes, Marizonne O.; Noble, Gianico G., Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system.
  9. Ponce, Cyrill C.; Fuentes, Marizonne O.; Noble, Gianico G., Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system.
  10. Bruce, Ricardo H.; Ponce, Cyrill Coronel; Espuerta, Jarmie De La Cruz; Verdan, Marlon Basa, Bus arbitration with routing and failover mechanism.
  11. Bruce, Ricardo H.; Ponce, Cyrill Coronel; Espuerta, Jarmie Dela Cruz, Bus arbitration with routing and failover mechanism.
  12. Pau, Danilo Pietro; Piccinelli, Emiliano Mario Angelo; Sannino, Roberto, Code compression process, system and computer program product therefor.
  13. Gossett, Carroll Philip; Gunter, Michial Allen, Coding a signal with a shuffled-Hadamard function.
  14. Gunter, Michial Allen, Combining signals with a shuffled-hadamard function.
  15. Gunter, Michial Allen, Combining signals with a shuffled-hadamard function.
  16. Browning, James, Compression of encrypted data in database management systems.
  17. Ellis, Frampton E., Computer and microprocessor control units that are inaccessible from the internet.
  18. Ellis, Frampton E., Computer or microchip controlled by a firewall-protected master controlling microprocessor and firmware.
  19. Ellis, Frampton E., Computer or microchip including a network portion with RAM memory erasable by a firewall-protected master controller.
  20. Ellis, Frampton E., Computer or microchip with a secure control bus connecting a central controller to volatile RAM and the volatile RAM to a network-connected microprocessor.
  21. Ellis, Frampton E., Computer or microchip with a secure system BIOS and a secure control bus connecting a central controller to many network-connected microprocessors and volatile RAM.
  22. Ellis, Frampton E., Computer or microchip with a secure system bios having a separate private network connection to a separate private network.
  23. Ellis, Frampton E., Computer or microchip with an internal hardware firewall and a master controlling device.
  24. Ellis, Frampton E., Computer or microchip with its system bios protected by one or more internal hardware firewalls.
  25. Ellis, Frampton E., Computer with at least one faraday cage and internal flexibility sipes.
  26. Ellis, III, Frampton E., Computers and microchips with a faraday cage, a side protected by an internal hardware firewall and an unprotected side connected to the internet for network operations, and with internal hardware compartments.
  27. Ellis, Frampton E., Computers and microchips with a faraday cage, with a side protected by an internal hardware firewall and unprotected side connected to the internet for network operations, and with internal hardware compartments.
  28. Ellis, III, Frampton E., Computers and microchips with a portion protected by an internal hardware firewall.
  29. Ellis, III, Frampton E., Computers and microchips with a portion protected by an internal hardware firewalls.
  30. Ellis, III, Frampton E., Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
  31. Ellis, III, Frampton Erroll, Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
  32. Ellis, Frampton E., Computers including an undiced semiconductor wafer with Faraday Cages and internal flexibility sipes.
  33. Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall and an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary inner hardware firewalls.
  34. Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall leaving an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary interior hardware firewalls.
  35. Ellis, Frampton E., Computers or microchips with a primary internal hardware firewall and with multiple internal harware compartments protected by multiple secondary interior hardware firewalls.
  36. Manlapat, Alvin Anonuevo; Beleno, Ian Victor Pasion, Copying of power-on reset sequencer descriptor from nonvolatile memory to random access memory.
  37. Yamaguchi, Kensaku; Hashimoto, Mikio, Data access control method for tamper resistant microprocessor using cache memory.
  38. Hamaguchi, Junichiro, Data bus line and bus having an encryption/decryption device.
  39. Oishi, Tateo; Okaue, Takumi; Kihara, Nobuyuki; Yokota, Teppei, Data processing method, apparatus and system for encrypted data transfer.
  40. Fenol, Marvin Dela Cruz; Abad, Jik-Jik Oyong; Pestano, Precious Nezaiah Umali, Data storage system.
  41. Benhase, Michael Thomas; Candelaria, Susan Kay, Decryption of data in storage systems.
  42. Bruce, Rey; David, Raquel Bautista; Estrada, Shielou Vicencio, Direct memory access controller with encryption and decryption for non-blocking high bandwidth I/O transactions.
  43. Bruce, Rey H.; Climaco, Joey B.; Mateo, Noeme P., Distributed ECC engine for storage media.
  44. Bruce, Rolando H.; Lanuza, Reyjan C.; Lukban, Jose Miguel N.; Arcedera, Mark Ian A.; Chong, Ryan C., Electronic storage device.
  45. Bruce, Rolando H.; Lanuza, Reyjan C.; Lukban, Jose Miguel N.; Arcedera, Mark Ian A.; Chong, Ryan C., Electronic storage device.
  46. Manlapat, Alvin Anonuevo; Beleno, Ian Victor Pasion, Embedded system boot from a storage device.
  47. Manlapat, Alvin Anonuevo; Beleno, Ian Victor Pasion, Embedded system boot from a storage device.
  48. Ma, Edward Tangkwai; Grider, Stephen N.; Little, Wendell L., Encryption-based security protection for processors.
  49. Ricaborda, Amor Leo Saing; Abitria, Alain Vincent Villaranda; Orcullo, Rose Fay M., Exchange message protocol message transmission between two devices.
  50. Thekkath, Radhika; Treue, Franz; Edgar, Ernest L.; Leatherman, Richard T., External trace synchronization via periodic sampling.
  51. David, Raquel Bautista; Climaco, Joey Barreto, Flash electronic disk with RAID controller.
  52. Ellis, Frampton E., Global network computers.
  53. Ellis,Frampton E, Global network computers.
  54. Ponce, Cyrill; Fuentes, Marizonne Operio; Noble, Gianico Geonzon, Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained.
  55. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  56. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  57. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  58. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  59. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  60. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  61. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  62. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  63. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  64. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  65. Parsons, Scott; Taylor, David E.; Schuehler, David Vincent; Franklin, Mark A.; Chamberlain, Roger D., High speed processing of financial information using FPGA devices.
  66. Salazar, Lawrence Moldez; Chiw, Bernard Sherwin Leung, IOC to IOC distributed caching architecture.
  67. Sakaguchi, Hiroaki, Information processing apparatus and method.
  68. Bruce, Rey; Fuentes, Marizonne Operio; David, Raquel Bautista, Input-output device and storage controller handshake protocol using key exchange for data security.
  69. Simmons, Laura E; Bledsoe, James Daren; Croft, Daniel I; McKinley, Patrick A.; Carlson, Gregory Frank; Perez, Ignacio Jose; Chenard, Paul Anthony; Hasler, Raymond Jensen; Reasoner, Shelly Rose; McCle, Integrated circuit architecture for programmable wireless device.
  70. Tan, Jun Pin; Jong, Kiun Kiet, Integrated circuit with state and data retention.
  71. Chamberlain, Roger D.; Brink, Benjamin M.; White, Jason R.; Franklin, Mark A.; Cytron, Ron K., Intelligent data storage and processing using FPGA devices.
  72. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
  73. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
  74. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
  75. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
  76. Chamberlain, Roger D.; Franklin, Mark Allen; Indeck, Ronald S.; Cytron, Ron K.; Cholleti, Sharath R., Intelligent data storage and processing using FPGA devices.
  77. Parsons, Scott; Taylor, David E.; Indeck, Ronald S., Intelligent feed switch.
  78. Ellis, III, Frampton E., Internal hardware firewalls for microchips.
  79. Cristobal, Arnaldo; Verdan, Marlon, Interrupt coalescing.
  80. Basu, Sujoy; Roy, Sumit; Kumar, Rajendra, Memory compression for computer systems.
  81. Bruce, Rey H.; Bruce, Ricardo H.; Tagayo-Villapana, Elsbeth Lauren, Memory transaction with reduced latency.
  82. Indeck, Ronald S.; Indeck, David Mark; Singla, Naveen; White, Jason R., Method and apparatus for accelerated data quality checking.
  83. Lancaster, Joseph M.; Henrichs, Michael John; Tidwell, Terry; St. John, Alex; Sprague, Kevin Brian, Method and apparatus for accelerated data translation using record layout detection.
  84. Henrichs, Michael John; Lancaster, Joseph M.; Chamberlain, Roger Dean; White, Jason R.; Sprague, Kevin Brian; Tidwell, Terry, Method and apparatus for accelerated format translation of data in a delimited data format.
  85. Henrichs, Michael John; Lancaster, Joseph M.; Chamberlain, Roger Dean; White, Jason R.; Sprague, Kevin Brian; Tidwell, Terry, Method and apparatus for accelerated format translation of data in a delimited data format.
  86. Lancaster, Joseph M.; Sprague, Kevin Brian, Method and apparatus for accelerated record layout detection.
  87. Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen, Method and apparatus for adjustable data matching.
  88. Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen, Method and apparatus for approximate matching of DNA sequences.
  89. Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen, Method and apparatus for approximate matching where programmable logic is used to process data being written to a mass storage medium and process data being read from a mass storage medium.
  90. Taylor, David Edward, Method and apparatus for approximate pattern matching.
  91. Barron, Dwight L.; Neufeld, E David; Jones, Kevin M.; Bradshaw, Jonathan, Method and apparatus for enforcement of software licence protection.
  92. Taylor, David E.; Thurmon, Brandon Parks; Indeck, Ronald S., Method and apparatus for hardware-accelerated encryption/decryption.
  93. Taylor, David E.; Thurmon, Brandon Parks; Indeck, Ronald S., Method and apparatus for hardware-accelerated encryption/decryption.
  94. Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael, Method and apparatus for high-speed processing of financial market depth data.
  95. Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael, Method and apparatus for high-speed processing of financial market depth data.
  96. Taylor, David E.; Parsons, Scott; Whatley, Jeremy Walter; Bradley, Richard; Gyang, Kwame; DeWulf, Michael, Method and apparatus for high-speed processing of financial market depth data.
  97. Taylor, David; Parsons, Scott, Method and apparatus for managing orders in financial markets.
  98. Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen; Chamberlain, Roger D., Method and apparatus for processing financial information at hardware speeds using FPGA devices.
  99. Indeck, Ronald S.; Cytron, Ron Kaplan; Franklin, Mark Allen, Method and apparatus for processing streaming data using programmable logic.
  100. Tidwell, Terry; St. John, Alex; Sewell, Daniel, Method and apparatus for record pivoting to accelerate processing of data fields.
  101. Byrnes,Christopher I.; Lindquist,Anders; Georgiou,Tryphon T., Method and apparatus for speaker verification using a tunable high-resolution spectral estimator.
  102. Cytron, Ron K.; Taylor, David Edward; Brodie, Benjamin Curry, Method and device for high performance regular expression pattern matching.
  103. Indeck, Ronald S.; Indeck, David Mark; Singla, Naveen; White, Jason R., Method and system for accelerated stream processing.
  104. Indeck, Ronald S.; Indeck, David Mark; Singla, Naveen; White, Jason R., Method and system for accelerated stream processing.
  105. Elmootazbellah Elnozahy, Method and system for compressing reduced instruction set computer (RISC) executable code.
  106. Indeck, Ronald S.; Singla, Naveen; Taylor, David E., Method and system for high performance data metatagging and data indexing using coprocessors.
  107. Indeck, Ronald S.; Indeck, David Mark; Singla, Naveen; Taylor, David E., Method and system for high performance integration, processing and searching of structured and unstructured data.
  108. Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
  109. Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
  110. Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
  111. Indeck, Ronald S.; Indeck, David Mark, Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors.
  112. Indeck, Ronald S.; Singla, Naveen; Taylor, David E., Method and system for high performance pattern indexing.
  113. Singla, Naveen; Parsons, Scott; Franklin, Mark A.; Taylor, David E., Method and system for high speed options pricing.
  114. Singla, Naveen; Parsons, Scott; Franklin, Mark A.; Taylor, David E., Method and system for high speed options pricing.
  115. Taylor, David E.; Indeck, Ronald S.; White, Jason R.; Chamberlain, Roger D., Method and system for high throughput blockwise independent encryption/decryption.
  116. Taylor, David E.; Indeck, Ronald S.; White, Jason R.; Chamberlain, Roger D., Method and system for high throughput blockwise independent encryption/decryption.
  117. Taylor, David E.; Indeck, Ronald S.; White, Jason R.; Chamberlain, Roger D., Method and system for high throughput blockwise independent encryption/decryption.
  118. Dharmapurikar, Sarang; Krishnamurthy, Praveen; Taylor, David Edward, Method and system for performing longest prefix matching for network address lookup using bloom filters.
  119. Ricaborda, Amor Leo Saing; Abitria, Alain Vincent Villaranda; Orcullo, Rose Fay M., Method for transferring and receiving frames across PCI express bus for SSD device.
  120. Keeney, Richard A.; Olson, Thor A., Methods and apparatus for securely transmitting and processing digital image data.
  121. Chambers, Michael Joseph; Kiessling, Michael; Tuchman, Kenneth A.; Wang, Hai, Methods and apparatus for the secure handling of data in a microcontroller.
  122. Ellis, Frampton E., Microchip with faraday cages and internal flexibility sipes.
  123. Ellis, Frampton E, Microchips with an internal hardware firewall.
  124. Ellis, III, Frampton E., Microchips with an internal hardware firewall protected portion and a network portion with microprocessors which execute shared processing operations with the network.
  125. Ellis, III, Frampton E., Microchips with an internal hardware firewall that by its location leaves unprotected microprocessors or processing units which performs processing with a network.
  126. Ellis, Frampton E, Microchips with inner firewalls, faraday cages, and/or photovoltaic cells.
  127. Ellis, Frampton E., Microchips with multiple internal hardware-based firewalls and dies.
  128. Gammel,Berndt; Kniffler,Oliver; Sedlak,Holger, Microprocessor configuration with encryption.
  129. Bruce, Ricardo H.; Chiw, Bernard Sherwin Leung; Somera, Margaret Anne Nadonga, Multi-level message passing descriptor.
  130. Bruce, Ricardo H.; Chiw, Bernard Sherwin Leung; Somera, Margaret Anne Nadonga, Multi-level message passing descriptor.
  131. Bruce, Rolando H.; Dela Cruz, Elmer Paule; Arcedera, Mark Ian Alcid, Multi-leveled cache management in a hybrid storage system.
  132. Bruce, Rolando H.; Dela Cruz, Elmer Paule; Arcedera, Mark Ian Alcid, Multi-leveled cache management in a hybrid storage system.
  133. Bruce, Ricardo H.; Verdan, Marlon B.; Somera, Margaret Anne N.; Jago-on, Rowenah Michelle D.; De Belen, Maria Eliza B.; Palacol, Ron Kelvin B., Multi-profile memory controller for computing devices.
  134. Bruce, Ricardo H.; Villapana, Elsbeth Lauren Tagayo; Baylon, Joel Alonzo, Multilevel memory bus system.
  135. Bruce, Ricardo H.; Villapana, Elsbeth Lauren Tagayo; Baylon, Joel Alonzo, Multilevel memory bus system for solid-state mass storage.
  136. Bruce, Ricardo H.; Espuerta, Jarmie De La Cruz; Verdan, Marlon Basa, Network of memory systems.
  137. Parsons, Scott; Taylor, David E.; Indeck, Ronald S., Offload processing of data packets containing financial market data.
  138. Ellis, III, Frampton E., Personal and server computers having microchips with multiple processing units and internal firewalls.
  139. Ellis, Frampton E., Personal computer, smartphone, tablet, or server with a buffer zone without circuitry forming a boundary separating zones with circuitry.
  140. Kawasaki, Yusuke; Sakurai, Hiroshi; Hashimoto, Shigeru; Yamamoto, Koken, Processing apparatus and integrated circuit to prevent illicit access and reverse engineering.
  141. Bruce, Rey H.; Bruce, Ricardo H.; Tagayo-Villapaña, Elsbeth Lauren, Reduced latency memory read transactions in storage devices.
  142. Bruce, Rolando H.; Lanuza, Reyjan C.; Lukban, Jose Miguel N.; Arcedera, Mark Ian A.; Chong, Ryan C., Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device.
  143. Bruce, Rolando H.; Lanuza, Reyjan C.; Lukban, Jose Miguel N.; Arcedera, Mark Ian A.; Chong, Ryan C., Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device.
  144. Bruce, Ricardo H.; Santos, Avnher Villar; Verdan, Marlon Basa; Villapana, Elsbeth Lauren Tagayo, Scatter-gather approach for parallel data transfer in a mass storage system.
  145. Wuidart, Sylvie, Secure digital processing unit and method for protecting programs.
  146. Raffiñan, Edzel Gerald Dela Cruz, Self-test solution for delay locked loops.
  147. Raffiñan, Edzel Gerald Dela Cruz, Self-test solution for delay locked loops.
  148. Shionoiri, Yutaka; Atsumi, Tomoaki; Hiroki, Masaaki, Semiconductor device with volatile and non-volatile memories to retain data during power interruption.
  149. Mangay-Ayam, Jr., Rogelio Gazmen; Esguerra, Elbert Castro; Parazo, Jerico Alge; Galvez, Christopher Dayego; Cruz, Allan Famitanco, Solid state drive with improved enclosure assembly.
  150. Bruce, Rey H.; Climaco, Joey B.; Mateo, Noeme P., Storage system with distributed ECC capability.
  151. Buer, Mark, System and method for securing executable code.
  152. Buer, Mark, System and method for securing executable code.
  153. Owen, Daniel L.; Kusnic, Michael W., System, method and computer program product for a collaborative decision platform.
  154. Owen, Daniel L.; Kusnic, Michael W., System, method and computer program product for a collaborative decision platform.
  155. Owen, Daniel L.; Kusnic, Michael W., System, method and computer program product for a collaborative decision platform.
  156. Bar-On, Tomer, System, method, and computer program product for decompression of block compressed images.
  157. Bruce, Ricardo H.; Verdan, Marlon B.; Jago-on, Rowenah Michelle, Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation.
  158. Schuehler, David V.; Lockwood, John W., TCP-splitter: reliable packet monitoring methods and apparatus for high speed networks.
  159. Zhang, Guobiao, Three-dimensional memory.
  160. Bruce, Rolando H.; Dela Cruz, Elmer Paule; Arcedera, Mark Ian Alcid, Write buffering.
  161. Fenol, Marvin Dela Cruz; Abad, Jik-Jik Oyong; Pestano, Precious Nezaiah Umali, Writing volatile scattered memory metadata to flash device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로