Method for reduced N+ diffusion in strained Si on SiGe substrate
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-031/112
H01L-031/101
출원번호
US-0057129
(2005-02-15)
등록번호
US-7345329
(2008-03-18)
발명자
/ 주소
Chidambarrao,Dureseti
Dokumaci,Omer H.
출원인 / 주소
International Business Machines Corporation
대리인 / 주소
Abate,Joseph P.
인용정보
피인용 횟수 :
1인용 특허 :
80
초록▼
The first source and drain regions are formed in an upper surface of a SiGe substrate. The first source and drain regions containing an N type impurity. Vacancy concentration in the first source and drain regions are reduced in order to reduce diffusion of the N type impurity contained in the first
The first source and drain regions are formed in an upper surface of a SiGe substrate. The first source and drain regions containing an N type impurity. Vacancy concentration in the first source and drain regions are reduced in order to reduce diffusion of the N type impurity contained in the first source and drain regions. The vacancy concentration is reduced by an interstitial element or a vacancy-trapping element in the first source and drain regions. The interstitial element or the vacancy-trapping element is provided by ion-implantation.
대표청구항▼
The invention claimed is: 1. A semiconductor device comprising: a relaxed SiGe-based substrate; a tensile biaxially strained Si cap layer formed on the relaxed SiGe-based substrate; a gate electrode formed on the relaxed SiGe-based substrate with a gate oxide formed on the Si cap layer; source and
The invention claimed is: 1. A semiconductor device comprising: a relaxed SiGe-based substrate; a tensile biaxially strained Si cap layer formed on the relaxed SiGe-based substrate; a gate electrode formed on the relaxed SiGe-based substrate with a gate oxide formed on the Si cap layer; source and drain extension regions formed in an upper surface of the SiGe substrate and containing an N type impurity; and a low vacancy region that overlap the source and drain extension regions and containing an interstitial element or a vacancy-trapping element, wherein an implant profile of the interstitial element or the vacancy-trapping element fully contains an N type impurity profile, whereby diffusion retardation is maximized. 2. The semiconductor device of claim 1, wherein the interstitial element is Si or O and the vacancy-trapping element is F, N, Xe, Ar, He, Kr or a noble gas element. 3. The semiconductor device of claim 1, wherein each of the interstitial element or the vacancy-trapping element is ion-implanted. 4. The semiconductor device of claim 1, wherein the semiconductor device is an N type device. 5. The semiconductor device of claim 1, wherein the N type impurity is ion-implanted in a self-aligned manner. 6. The semiconductor device of claim 1, wherein the vacancy-trapping element forms vacancy-based clusters. 7. A semiconductor device comprising: a relaxed SiGe-based substrate; a tensile biaxially strained Si cap layer formed on the relaxed SiGe-based substrate and which matches a lattice of the relaxed SiGe-based substrate; a gate electrode formed on the SiGe-based substrate with a gate oxide therebetween; source and drain extension regions formed in a surface of the relaxed SiGe substrate and containing an N type impurity; and low vacancy regions, containing an interstitial element or a vacancy-trapping element, formed in the source and drain extension regions, wherein an implant profile of the interstitial element or the vacancy-trapping element fully contains an N type impurity profile, whereby diffusion retardation is maximized. 8. The semiconductor device of claim 7, wherein the interstitial element is Si or O and the vacancy-trapping element is F, N, Xe, Ar, He, Kr or a noble gas element. 9. The semiconductor device of claim 7, wherein each of the interstitial element or the vacancy-trapping element is ion-implanted. 10. The semiconductor device of claim 7, wherein the semiconductor device is an N type device. 11. The semiconductor device of claim 7, wherein the N type impurity is ion-implanted in a self-aligned manner. 12. The semiconductor device of claim 7, wherein the vacancy-trapping element forms vacancy-based clusters. 13. A semiconductor device comprising: a relaxed SiGe-based substrate; a gate electrode formed on the SiGe-based substrate with a gate oxide therebetween; source and drain extension regions formed in an upper surface of the SiGe substrate and containing an N type impurity; and low vacancy regions, containing an interstitial element or a vacancy-trapping element, that substantially overlap the source and drain extension regions, wherein an implant profile of the interstitial element or the vacancy-trapping element fully contains an N type impurity profile, whereby diffusion retardation is maximized. 14. The semiconductor device of claim 13, wherein the interstitial element is Si or O and the vacancy-trapping element is F, N, Xe, Ar, He, Kr or a noble gas element. 15. The semiconductor device of claim 13, wherein each of the interstitial element or the vacancy-trapping element is ion-implanted. 16. The semiconductor device of claim 13, wherein the semiconductor device is an N type device. 17. The semiconductor device of claim 13, wherein the N type impurity is ion-implanted in a self-aligned manner and the vacancy-trapping element forms vacancy-based clusters.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (80)
Kim Hyeon-Seag, Angled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench.
Burroughes Jeremy (Cambridge NY GBX) Hodgson Rodney T. (Ossining NY) McInturff David T. (New York NY) Melloch Michael R. (West Lafayette IN) Otsuka Nobuo (West Lafayette IN) Solomon Paul M. (Yorktown, Compound semiconductor having metallic inclusions and devices fabricated therefrom.
Jan, Chia-Hong; Tsai, Julie A.; Yang, Simon; Ghani, Tahir; Whitehill, Kevin A.; Keating, Steven J.; Myers, Alan, Device having thin first spacers and partially recessed thick second spacers for improved salicide resistance on polysilicon gates.
Brasen Daniel ; Garfunkel Eric L. ; Green Martin L. ; Gusev Evgeni Petrovich, Field effect devices and capacitors with improved thin film dielectrics and method for making same.
Hsu Louis L. (Fishkill NY) Mathad Gangadhara S. (Poughkeepsie NY) Joshi Rajiv V. (Yorktown Heights NY), Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps.
Sun Shi-Chung,TWX ; Chen Chun-Hon,TWX ; Yen Lee-Wei,TWX ; Lin Chun-Jung,TWX, Gate dielectric based on oxynitride grown in N.sub.2 O and annealed in NO.
Schetzina Jan Frederick (Cary NC), Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride.
Schetzina Jan Frederick (Cary NC), Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact, non-nitrid.
Schetzina Jan Frederick, Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well.
Wu Zhiqiang ; Li Li ; Figura Thomas A.,JPX ; Parekh Kunal R. ; Pan Pai-Hung ; Reinberg Alan R. ; Ma Kin F., Material removal method for forming a structure.
Volant, Richard P.; Bisson, John C.; Cote, Donna R.; Dalton, Timothy J.; Groves, Robert A.; Petrarca, Kevin S.; Stein, Kenneth J.; Subbanna, Seshadri, Method of fabricating micro-electromechanical switches on CMOS compatible substrates.
Burroughes Jeremy (Cambridge NY GBX) Hodgson Rodney T. (Ossining NY) McInturff David T. (New York NY) Melloch Michael R. (West Lafayette IN) Otsuka Nobuo (West Lafayette IN) Solomon Paul M. (Yorktown, Method of making a compound semiconductor having metallic inclusions.
Neppl Franz (Munich DEX) Winnerl Josef (Landshut DEX), Method of manufacturing integrated circuit containing bipolar and complementary MOS transistors on a common substrate.
Volant, Richard P.; Angell, David; Canaperi, Donald F.; Kocis, Joseph T.; Petrarca, Kevin S.; Stein, Kenneth J.; Wille, William C., Micro electromechanical switch having self-aligned spacers.
Gilgen Brent D. (Boise ID) Lowrey Tyler A. (Boise ID) Karniewicz Joseph J. (Boise ID) McQueen Anthony M. (Boise ID), Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynam.
Doris, Bruce B.; Chidambarrao, Dureseti; Baie, Xavier; Mandelman, Jack A.; Sadana, Devendra K.; Schepis, Dominic J., SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device.
Wuu Shou-Gwo,TWX ; Lee Jin-Yuan,TWX ; Yaung Dun-Nian,TWX ; Lee Jeng-Han,TWX, SRAM layout for relaxing mechanical stress in shallow trench isolation technology and method of manufacture thereof.
Karl Brunner DE; Karl Eberl DE, Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates.
Esaki Leo (Katonah NY) Chang Leroy L. (Goldens Bridge NY) Wang Wen-I (Putnam Valley NY), Semiconductor device with hole conduction via strained lattice.
Currie, Matthew; Lochtefeld, Anthony; Hammond, Richard; Fitzgerald, Eugene, Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
Lawrence E. Lach ; Robert Lempkowski ; Tomasz L. Klosowiak ; Keryn Lian, Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating.
Akatsu Hiroyuki ; Chen Tze-Chiang ; Economikos Laertis ; Ho Herbert L. ; Kleinhenz Richard ; Mandelman Jack A. ; Natzle Wesley C., Structure and method for producing low leakage isolation devices.
Belyansky, Michael P.; Chidambarrao, Dureseti; Dokumaci, Omer H.; Doris, Bruce B.; Gluschenkov, Oleg, Structure and method to improve channel mobility by gate electrode stress modification.
Leonard Forbes ; Wendell P. Noble ; Alan R. Reinberg, Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.