IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0368793
(2012-02-08)
|
등록번호 |
US-8519780
(2013-08-27)
|
발명자
/ 주소 |
- Vilas Boas, André Luis
- Duarte De Martin, Fabio
- Olmos, Alfredo
- Mansano, André L. R.
|
출원인 / 주소 |
- Freescale Semiconductor, Inc.
|
인용정보 |
피인용 횟수 :
7 인용 특허 :
8 |
초록
▼
A regulator (104) for a charge pump (102) includes a clock amplitude modulator (150) that changes voltage of a clock signal used in operation of the charge pump in response to changes in magnitude of output voltage of the change pump. The clock amplitude modulator is powered by an output of an auxil
A regulator (104) for a charge pump (102) includes a clock amplitude modulator (150) that changes voltage of a clock signal used in operation of the charge pump in response to changes in magnitude of output voltage of the change pump. The clock amplitude modulator is powered by an output of an auxiliary circuit (120). The output of the auxiliary circuit is at a higher voltage than an input voltage of the charge pump. A maximum amplitude of the voltage of the clock signal is higher than the input voltage of the charge pump.
대표청구항
▼
1. A regulator for a charge pump, the charge pump having a clock input terminal, an input terminal for receiving an input voltage and an output terminal for outputting an output voltage higher than the input voltage, the regulator comprising: an amplifier, coupled to the charge pump, for producing a
1. A regulator for a charge pump, the charge pump having a clock input terminal, an input terminal for receiving an input voltage and an output terminal for outputting an output voltage higher than the input voltage, the regulator comprising: an amplifier, coupled to the charge pump, for producing a VX signal responsive to the output voltage of the charge pump; anda clock amplitude modulator coupled to the clock input terminal of the charge pump and to the amplifier, the clock amplitude modulator for producing at least one clock signal having an amplitude controlled by the VX signal, wherein a maximum amplitude of the at least one clock signal is a voltage higher than the input voltage of the charge pump,wherein a magnitude of the output voltage of the charge pump is controlled, at least in part, by the amplitude of the at least one clock signal. 2. The regulator of claim 1, wherein the clock amplitude modulator is powered by a voltage higher than the input voltage of the charge pump. 3. The regulator of claim 2, wherein the clock amplitude modulator is powered by the output voltage of the charge pump, and wherein the maximum amplitude of the at least one clock signal is the output voltage of the charge pump. 4. The regulator of claim 1, including an auxiliary stage for producing an auxiliary voltage VAUX higher than the input voltage of the charge pump, wherein the clock amplitude modulator is powered by VAUX, and wherein the maximum amplitude of the at least one clock signal is VAUX. 5. The regulator of claim 4, wherein the auxiliary voltage VAUX is higher than the output voltage of the charge pump. 6. The regulator of claim 1, including a feedback loop from the output terminal of the charge pump to the clock input terminal of the charge pump, the feedback loop for setting a new value for the amplitude of the at least one clock signal based on a present value of the output voltage of the charge pump. 7. The regulator of claim 1, wherein the amplifier has an input terminal for receiving a reference voltage VREF and another input terminal for receiving VOUT*, and wherein a value of VX is produced as a result of comparing VREF and VOUT*. 8. The regulator of claim 7, wherein a value of reference voltage VREF is related to one of: a bandgap voltage and VIN. 9. A charge pump circuit, comprising: a charge pump for producing an output voltage VOUT from an input voltage VIN, wherein VOUT is higher than VIN; anda regulator, coupled to the charge pump, the regulator including: an amplifier, for producing a VX signal responsive to VOUT, anda clock amplitude modulator, coupled to the amplifier, for producing at least one clock signal having an amplitude controlled by the VX signal, wherein a maximum amplitude of the at least one clock signal is a voltage higher than VIN,wherein a magnitude of VOUT is controlled, at least in part, by the amplitude of the at least one clock signal. 10. The charge pump circuit of claim 9, wherein the clock amplitude modulator is powered by a voltage higher than VIN. 11. The charge pump circuit of claim 10, wherein the clock amplitude modulator is powered by VOUT, and wherein the maximum amplitude of the at least one clock signal is VOUT. 12. The charge pump circuit of claim 9, including an auxiliary stage for producing an auxiliary voltage VAUX higher than VIN, wherein the clock amplitude modulator is powered by VAUX, and wherein the maximum amplitude of the at least one clock signal is VAUX. 13. The charge pump circuit of claim 9, wherein a magnitude of VOUT is controlled, at least in part, by the amplitude and frequency of the at least one clock signal. 14. The charge pump circuit of claim 9, in which the regulator includes a feedback loop from an output terminal of the charge pump to a clock input terminal of the charge pump, the feedback loop for setting a new value for the amplitude of the at least one clock signal based on a present value of VOUT. 15. The charge pump circuit of claim 14, wherein the amplifier and the clock amplitude modulator form at least part of the feedback loop. 16. The charge pump circuit of claim 15, wherein the feedback loop includes a voltage divider, coupled between the output terminal of the charge pump and the amplifier, that produces a voltage VOUT* from VOUT, wherein VOUT* is less than VOUT. 17. The charge pump circuit of claim 16, wherein the feedback loop of the regulator adjusts the amplitude of the at least one clock signal according to a present value of VIN and a present value of ILOAD of the charge pump to maintain a constant VOUT. 18. The charge pump circuit of claim 16, wherein the feedback loop of the regulator adjusts a voltage gain of the charge pump to maintain a constant VOUT under a varying VIN condition and/or a varying ILOAD condition. 19. A method for regulating an output voltage of a charge pump that has an input voltage and an output voltage higher than the input voltage, comprising: producing, by a circuit other than the charge pump, an auxiliary voltage VAUX higher than the input voltage of the charge pump;producing, by a second circuit, a VX signal responsive to the output voltage of the charge pump;producing, by a third circuit powered by VAUX, at least one clock signal having a frequency and an amplitude, wherein the amplitude of the at least one clock signal is controlled by the VX signal, and wherein a maximum amplitude of the at least one clock signal is a voltage higher than the input voltage of the charge pump; andcontrolling a magnitude of the output voltage of the charge pump, at least in part, by changing the amplitude of the at least one clock signal. 20. The method of claim 19, wherein the amplitude and the frequency of the at least one clock signal is controlled by the VX signal, and wherein the magnitude of the output voltage of the charge pump is controlled by changing the frequency of the clock signal concurrently with changing the amplitude of the at least one clock signal.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.