[특허]Stress adjustment in reactive sputtering

Stress adjustment in reactive sputtering 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	C23C-014/00 C25B-011/00 C25B-013/00
출원번호	US-0411301 (2009-03-25)
등록번호	US-8808513 (2014-08-19)
발명자 / 주소	Laptev, Pavel N Felmetsger, Valery
출원인 / 주소	OEM Group, Inc
대리인 / 주소	Polsinelli PC
인용정보	피인용 횟수 : 0 인용 특허 : 52

초록 ▼

In a dual cathode magnetron, an adjustment circuit is provided between a pair of sputter targets having a coaxial (preferably frusto-conical) relationship to modify the distribution of ion and electron currents flowing from the plasma discharge to a substrate residing within a sputter chamber. A stress adjustment circuit is used to modify the ion bombardment of the growing films on the substrate resulting in a mechanism for control of the stress in the deposited films. In a preferred embodiment, the adjustment circuit comprises a variable resistor disposed between an internal shield that acts as a passive anode and a target. The value of the variable resistor influences the plasma discharge current distribution between the split sputter targets and the internal shields, and can effectively be used to adjust the properties of the deposited films.

대표청구항 ▼

1. A stress adjustment unit comprising— a stress adjustment circuit having a first terminal connected to a first internal shield of a plurality of internal shields of a sputter chamber and a second terminal connected to a first sputter target of a plurality of sputter targets in a sputter chamber for sputtering a film, the plurality of sputter targets including at least the first sputter target and a second sputter target, the second sputter target being interposed between the first sputter target and the first internal shield, the first internal shield being proximate the second sputter target, wherein the stress adjustment circuit comprises at least one variable resistor for adjusting an intrinsic stress of the sputtered film. 2. A stress adjustment unit as in claim 1 wherein the stress adjustment circuit provides a path for a current flow between the first internal shield and the first sputter target. 3. A stress adjustment unit as in claim 1 wherein the stress adjustment circuit lowers an impedance between the first internal shield and the the inner target. 4. A stress adjustment unit as in claim 1 wherein a redistribution of the current flow between the first sputter target, the second sputter target and the first internal shield varies based on a resistance value of the variable resistor between the first internal shield and the first sputter target. 5. A stress adjustment unit as in claim 1 wherein the stress adjustment circuit further comprises a dc power supply. 6. A sputtering system comprising: a sputter chamber supporting a substrate, the sputter chamber having a first internal shield of a plurality of internal shields, at least two sputter targets in the sputter chamber for sputtering a film onto the substrate, including an inner sputter target and an outer sputter target, the outer sputter target being interposed between the inner sputter target and the first internal shield, the first internal shield being proximate the outer sputter target;an ac power supply having a first electrode and a second electrode, the first electrode connected to the inner sputter target and the second electrode connected to the outer sputter target; a stress adjustment unit comprising a stress adjustment circuit having a first terminal connected to the first internal shield, and a second terminal connected to the inner sputter target, wherein the stress adjustment circuit comprises at least one variable resistor for adjusting an intrinsic stress of the sputtered film. 7. A sputtering system as in claim 6 wherein the stress adjustment circuit provides a path for a current flow between the first internal shield and the inner sputter target. 8. A sputtering system as in claim 6 wherein the stress adjustment circuit lowers an impedance between the first internal shield and the inner sputter target. 9. A sputtering system as in claim 6 wherein the sputtering system further comprises a controller for controlling the value of the variable resistor. 10. A sputtering system as in claim 6 wherein the stress adjustment circuit comprises a dc power supply. 11. A stress adjustment unit as in claim 1 wherein the resistor value of the at least one variable resistor is less than 100 Q and greater than 3 Q. 12. A stress adjustment unit as in claim 1 wherein the sputter chamber further comprises a controller for controlling the value of the variable resistor. 13. A sputtering system as in claim 6 wherein the ac power supply has a frequency between 20 and 200 kHz. 14. A sputtering system as in claim 6 wherein the target is an Al target.

이 특허에 인용된 특허 (52)

Mintz Donald M. (Sunnyvale CA), Apparatus and method for manufacturing planarized aluminum films.
상세보기
Mintz Donald M. (Sunnyvale CA), Apparatus for and the method of controlling magnetron sputter device having separate confining magnetic fields to separa.
상세보기
Szcyrbowski Joachim (Goldbach DEX) Teschner Goetz (Gelnhausen DEX) Braeuer Guenter (Freigericht DEX), Apparatus for coating a substrate with electrically nonconductive coatings.
상세보기
Dietrich Anton (Rodenbach DEX) Hartig Klaus (Ronneburg DEX), Apparatus for the application of thin layers to a substrate.
상세보기
Clarke, Peter J.; Clarke, Andrew P., Apparatus for, and method of, depositing a film on a substrate.
상세보기
Schatz Douglas S. ; Scholl Richard A., Continuous deposition of insulating material using multiple anodes alternated between positive and negative voltages.
상세보기
Fournier Paul R. (980 Miramonte Dr. ; #4 Santa Barbara CA 93109), Cross-field diode sputtering target assembly.
상세보기
Wang, Hong; Tsai, Kenneth, Electrochemical removal of tantalum-containing materials.
상세보기
Clarke, Peter J., Flat magnetron.
상세보기
Seeser James W. ; Allen Thomas H. ; Dickey Eric R. ; Hichwa Bryant P. ; Illsley Rolf F. ; Klinger Robert F. ; Lefebvre Paul M. ; Scobey Michael A. ; Seddon Richard I. ; Soberanis David L. ; Temple Mi, Geometries and configurations for magnetron sputtering apparatus.
상세보기
Yasuda Toshitaka (No. 2211-6 Yamada-Shimo ; Suita ; Osaka JA) Takahama Hiroshi (No. 4 ; 4-Chome ; Shuntoku-cho Higashi-Osaka ; Osaka JA) Hamaguchi Hachiro (No. 269 ; 3-chome ; Gakuen-Daiwa-cho Nara ;, Heat treating method for metal film resistor.
상세보기
Pinch Harry Louis (Princeton NJ) Abeles Benjamin (Princeton NJ) Gittleman Jonathan Isaac (Trenton NJ), High resistance cermet film and method of making the same.
상세보기
Richard Francis ; Chiu Ng, Hydrogen implant for buffer zone of punch-through non epi IGBT.
상세보기
Fournier Paul R. (1027 San Andres #2 Santa Barbara CA 93101), Integrated sputtering apparatus and method.
상세보기
Masahiko Kobayashi JP; Hajime Sahase JP; Nobuyuki Takahashi JP, Ionization sputtering apparatus.
상세보기
Aichert Hans (Hanau am Main DEX) Kieser Jrg (Albstadt DEX) Kukla Reiner (Hanau DEX), Magnetron cathode for sputtering ferromagnetic targets.
상세보기
Altshuler Alexander (Pawtucket RI), Magnetron cathode sputtering method and apparatus.
상세보기
Crombeen Jacobus E. (Eindhoven NLX) Visser Jan (Eindhoven NLX) Thomas Gary E. (Eindhoven NLX), Magnetron cathode sputtering system.
상세보기
Bourez Allen J. (San Jose CA) Lal Brij B. (San Jose CA) Eltoukhy Atef H. (Saratoga CA), Magnetron sputter gun target assembly with distributed magnetic field.
상세보기
Yokoyama Masahide (Hirakata JPX) Hayata Hiroshi (Neyagawa JPX), Magnetron sputtering apparatus and method.
상세보기
Oshmyansky, Yury; Mishin, Sergey; Ruby, Richard C.; Larson, III, John D., Magnetron with controlled DC power.
상세보기
Cathey ; Jr. David A. (Boise ID), Method and apparatus useful in the plasma etching of semiconductor materials.
상세보기
Antonius Leyendecker DE; Georg Erkens DE; Stefan Esser DE; Hans-Gerd Fuss DE; Bernd Hermeler DE; Rainer Wenke DE, Method and device for PVD coating.
상세보기
Anderson, Steven Mark; Bhowmik, Siddhartha; Buckfeller, Joseph William; Merchant, Sailesh Mansinh; Minardi, Frank, Method and system for eliminating extrusions in semiconductor vias.
상세보기
Lin Yih-Shung (Plano TX) Liou Fu-Tai (Carrollton TX), Method for forming an aluminum contact through an insulating layer.
상세보기
Tadashi Hori JP; Shotaro Okabe JP; Akira Sakai JP; Yuzo Kohda JP; Takahiro Yajima JP, Method for forming non-single-crystal semiconductor thin film, and method for producing photovoltaic device.
상세보기
Ueno Katsunori,JPX, Method for manufacturing silicon carbide semiconductor device.
상세보기
Falk Milde DE; Torsten Winkler DE; Andreas Fickert DE; Volker Kirchhoff DE; Matthias Fahland DE, Method for monitoring alternating current discharge on a double electrode and apparatus.
상세보기
Spitz, Richard; Goerlach, Alfred; Will, Barbara; Uebbing, Helga; Riekert, Roland; Adamski, Christian, Method for producing highly doped semiconductor components.
상세보기
Clarke Andrew P., Method of depositing materials on a wafer to eliminate the effect of cracks in the deposition.
상세보기
Jing-Cheng Lin TW; Shau-Lin Shue TW; Chen-Hua Yu TW, Method of fabricating barrier adhesion to low-k dielectric layers in a copper damascene process.
상세보기
Ngan Kenny King-tai ; Hogan Barry ; Ramaswami Seshadri, Method of forming a barrier layer which enables a consistently highly oriented crystalline structure in a metallic inte.
상세보기
Bourgeois-Moine Jean-Paul (Paris FRX), Method of metallizing a substrate of silica, quartz, glass or sapphire.
상세보기
Ngan Kenny King-tai ; Ramaswami Seshadri, Method of producing smooth titanium nitride films having low resistivity.
상세보기
Yamashita Tsutomu T. (Milpitas CA) Lee Kyou H. (San Jose CA) Ranjan Rajiv Y. (San Jose CA) Trachuk Yuri (San Jose CA), Method of sputtering a carbon protective film on a magnetic disk by superimposing an AC voltage on a DC bias voltage.
상세보기
Patrick Roger ; Jones Phillip, Methods and apparatus for detecting pattern dependent charging on a workpiece in a plasma processing system.
상세보기
Keem John E. (Bloomfield Hills MI) Flasck James D. (Rochester MI), Multilayer coating and method.
상세보기
Colditz Johannes K. E. (Eindhoven NLX), Neutron generator having a target.
상세보기
Felmetsger,Valery V., Permanent adherence of the back end of a wafer to an electrical component or sub-assembly.
상세보기
Liubo Hong, Plasma vapor deposition with coil sputtering.
상세보기
David Lawrence D. ; Fanti Lisa A., Process improvements for titanium-tungsten etching in the presence of electroplated C4's.
상세보기
Laptev,Pavel N.; Felmetsger,Valery V., Reactive sputtering of silicon nitride films by RF supported DC magnetron.
상세보기
Bramhall ; Jr. Robert B. (Gloucester MA) Cloutier Richard M. (Salisbury MA) Laber Albert P. (Revere MA) Muka Richard S. (Topsfield MA), Sealing apparatus for a vacuum processing system.
상세보기
Najm Habib N. (Dallas TX) Huang Steve S. (Richardson TX) Davis Cecil J. (Greenville TX) Matthews Robert T. (Plano TX), Semiconductor wafer heater with infrared lamp module with light blocking means.
상세보기
Maghsoudnia Pirouz, SiCr thin film resistors having improved temperature coefficients of resistance and sheet resistance.
상세보기
Redford Mark,GBX ; Boyle Rikki,GBX ; Aliyu Yakub,SGX ; McGregor Chic,GBX ; Gregory Haydn, Silicon carbide chrome thin-film resistor.
상세보기
Kiyota, Hideharu; Horiuchi, Mitsuaki, Sputtering apparatus.
상세보기
Sichmann Eggo (Gelnhausen DEX), Sputtering cathode.
상세보기
Kukla Reiner (Hanau DEX) Sichmann Eggo (Gelnhausen DEX) Fritsche Wolf-Eckart (Kleinostheim DEX), Sputtering cathode for coating substrates in cathode sputtering apparatus.
상세보기
Tony Chiang ; Peijun Ding ; Barry L. Chin ; Bingxi Sun, Stress tunable tantalum and tantalum nitride films.
상세보기
Jankowski Alan F. ; Schmid Anthony P., TI--CR--AL--O thin film resistors.
상세보기
Kaneko, Michio; Hayashi, Teruhiko; Takahashi, Kazuhiro; Tokuno, Kiyonori; Tamenari, Junichi; Kimura, Kinichi; Shimizu, Hiroshi; Maruyama, Shoichi, Titanium resistant to discoloration in atmospheric environment and process of production of same.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Stress adjustment in reactive sputtering 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (52)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

이 특허와 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Stress adjustment in reactive sputtering 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (52)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

이 특허와 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트