$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Doping with ALD technology 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B05D-005/12
  • C23C-016/455
  • H01L-021/28
  • H01L-021/3115
  • H01L-021/314
  • H01L-029/49
  • H01L-029/51
  • H01L-021/316
출원번호 US-0038764 (2008-02-27)
등록번호 US-9139906 (2015-09-22)
발명자 / 주소
  • Wang, Chang-Gong
  • Shero, Eric
출원인 / 주소
  • ASM America, Inc.
대리인 / 주소
    Knobbe, Martens, Olson & Bear LLP
인용정보 피인용 횟수 : 0  인용 특허 : 95

초록

Methods for doping a substrate surface or the interface between two thin films by atomic layer deposition process (ALD) are provided. By blocking some of the available binding sites for a dopant precursor with a blocking reactant, the concentration and uniformity of dopant deposited can be controlle

대표청구항

1. A method for doping the interface between two films on a substrate with a sub-monolayer of dopant comprising: providing a substrate comprising a first dielectric film having an upper surface;depositing a sub-monolayer of dopant on the upper surface of the first dielectric film by one single atomi

이 특허에 인용된 특허 (95)

  1. Shekhar Pramanick ; John A. Iacoponi, Alloy barrier layers for semiconductors.
  2. Vaartstra, Brian A., Aluminum-containing material and atomic layer deposition methods.
  3. Conger Darrell R. (Portland OR) Posa John G. (Lake Oswego OR) Wickenden Dennis K. (Lake Oswego OR), Apparatus for depositing material on a substrate.
  4. Li, Wei-Min, Atomic layer deposition methods for forming a multi-layer adhesion-barrier layer for integrated circuits.
  5. Zheng, Lingyi A.; Ping, Er-Xuan; Breiner, Lyle; Doan, Trung T., Atomic layer deposition of capacitor dielectric.
  6. Visokay, Mark Robert; Rotondaro, Antonio Luis Pacheco; Colombo, Luigi, Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing.
  7. Skarp Jarmo I. (Helsinki FIX), Combination film, in particular for thin film electroluminescent structures.
  8. Bai Gang ; Liang Chunlin, Complementary metal gates and a process for implementation.
  9. Raaijmakers, Ivo; Haukka, Suvi P.; Granneman, Ernst H. A., Conformal thin films over textured capacitor electrodes.
  10. Ding Peijun ; Chiang Tony ; Hashim Imran ; Sun Bingxi ; Chin Barry, Copper alloy seed layer for copper metallization in an integrated circuit.
  11. Bhattacharyya, Arup, Decoupling capacitor for high frequency noise immunity.
  12. Elers, Kai-Erik; Haukka, Suvi P.; Saanila, Ville Antero; Kaipio, Sari Johanna; Soininen, Pekka Juha, Deposition of transition metal carbides.
  13. Kai-Erik Elers FI; Suvi P. Haukka FI; Ville Antero Saanila FI; Sari Johanna Kaipio FI; Pekka Juha Soininen FI, Deposition of transition metal carbides.
  14. Takasu Katsuji,JPX ; Tsuda Hisanori,JPX ; Sano Masafumi,JPX ; Hirai Yutaka,JPX, Device for forming deposited film.
  15. Edelstein Daniel C. ; Dalton Timothy J. ; Gaudiello John G. ; Krishnan Mahadevaiyer ; Malhotra Sandra G. ; McGlashan-Powell Maurice ; O'Sullivan Eugene J. ; Sambucetti Carlos J., Dual etch stop/diffusion barrier for damascene interconnects.
  16. Dimmler, Klaus; Gnadinger, Alfred P., Ferroelectric transistor for storing two data bits.
  17. Lopatin Sergey D. ; Nogami Takeshi, Graded compound seed layers for semiconductors.
  18. Sergey D. Lopatin ; Takeshi Nogami, Graded compound seed layers for semiconductors.
  19. Werkhoven, Christiaan J.; Raaijmakers, Ivo; Haukka, Suvi P., Graded thin films.
  20. Werkhoven, Christiaan J.; Raaijmakers, Ivo; Haukka, Suvi P., Graded thin films.
  21. Buchanan, Douglas A.; Callegari, Alessandro C.; Gribelyuk, Michael A.; Jamison, Paul C.; Neumayer, Deborah Ann, High mobility FETS using A1203 as a gate oxide.
  22. Fu, Tzy-Tzan; Lin, Kuan-Ting; Chou, Chao-Sheng, Limiting hydrogen ion diffusion using multiple layers of SiO2 and Si3N4.
  23. Chau Robert S. (Beaverton OR) Fraser David B. (Danville CA) Cadien Kenneth C. (Portland OR) Raghavan Gopal (Mountain View CA) Yau Leopoldo D. (Portland OR), MOS transistor having a composite gate electrode and method of fabrication.
  24. Yu Bin, MOS transistor with dual metal gate structure.
  25. Kirlin Peter S. (Bethel CT) Brown Duncan W. (Wilton CT) Gardiner Robin A. (Bethel CT), Metal complex source reagents for MOCVD.
  26. Elers,Kai; Li,Wei Min, Metal nitride deposition by ALD with reduction pulse.
  27. Watanabe Toru,JPX ; Okumura Katsuya,JPX ; Hieda Katsuhiko,JPX, Metallization structure and method for a semiconductor device.
  28. Jiang Tongbi ; Li Li, Method and apparatus for electroless plating a contact pad.
  29. Tongbi Jiang ; Li Li, Method and apparatus for electroless plating a contact pad.
  30. Posa John G. (Lake Oswego OR), Method and apparatus for producing a constant flow, constant pressure chemical vapor deposition.
  31. Lindfors,Sven, Method and apparatus of growing a thin film onto a substrate.
  32. Suntola Tuomo,FIX ; Lindfors Sven,FIX ; Soininen Pekka,FIX, Method and equipment for growing thin films.
  33. Uzoh, Cyprian; Basol, Bulent M.; Talieh, Homayoun, Method and structure for thru-mask contact electrodeposition.
  34. Nair Kumaran M. (East Amherst NY), Method for activating metal particles.
  35. Satta, Alessandra; Maex, Karen; Elers, Kai-Erik; Saanila, Ville Antero; Soininen, Pekka Juha; Haukka, Suvi P., Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
  36. Kelly Michael A. (121 Erica Way Portola Valley CA 94028), Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its.
  37. Ramdani, Jamal; Droopad, Ravindranath; Yu, Zhiyi, Method for fabricating a semiconductor structure including a metal oxide interface with silicon.
  38. Ueda Tohru,JPX ; Nakamura Kenta,JPX ; Fukushima Yasumori,JPX, Method for fabricating semiconductor nanocrystal and semiconductor memory device using the semiconductor nanocrystal.
  39. Park, Dae-Gyu; Jang, Se-Aug; Lee, Jeong-Youb; Cho, Hung-Jae; Kim, Jung-Ho, Method for forming aluminum oxide as a gate dielectric.
  40. Kang Sang-bom,KRX ; Chae Yun-sook,KRX ; Park Chang-soo,KRX ; Lee Sang-in,KRX, Method for forming metal layer using atomic layer deposition.
  41. Leskel채,Markku; Ritala,Mikko; Hatanp채채,Timo; H채nninen,Timo; Vehkam채ki,Marko, Method for growing oxide thin films containing barium and strontium.
  42. Liang Chunlin ; Bai Gang, Method for making a complementary metal gate electrode technology.
  43. Liang Chunlin ; Bai Gang, Method for making a complementary metal gate electrode technology.
  44. Suntola Tuomo (Riihikallio 02610 Espoo 61 SF) Antson Jorma (Urheilutie 22 ; 01350 Vantaa 35 SF), Method for producing compound thin films.
  45. Lasbmore, David S.; Dariel, Moshe P., Method for the production of predetermined concentration graded alloys.
  46. Meikle Scott G., Method of chemical mechanical polishing for dielectric layers.
  47. Meikle Scott (Boise ID) Ward Valerie (Boise ID), Method of chimical mechanical polishing for dielectric layers.
  48. Sergey D. Lopatin ; Carl Galewski ; Takeshi T. N. Nogami JP, Method of copper interconnect formation using atomic layer copper deposition.
  49. Haukka, Suvi; Huotari, Hannu, Method of depositing barrier layer for metal gates.
  50. Nishikawa Toru,JPX ; Satoh Ryohei,JPX ; Hara Masahide,JPX ; Hayashida Tetsuya,JPX ; Shirai Mitugu,JPX ; Yamada Osamu,JPX ; Takehara Hiroko,JPX ; Iwata Yasuhiro,JPX ; Tamura Mitsunori,JPX ; Ijuin Masa, Method of fabricating an electronic circuit device.
  51. Schinella, Richard, Method of forming SiGe gate electrode.
  52. Ma, Yanjun; Ono, Yoshi, Method of forming a multilayer dielectric stack.
  53. Huotari,Hannu; Haukka,Suvi; Tuominen,Marko, Method of forming an electrode with adjusted work function.
  54. Wilk Glen D. ; Summerfelt Scott R., Method of forming dual metal gate structures or CMOS devices.
  55. Werkhoven, Christiaan J.; Raaijmakers, Ivo; Haukka, Suvi P., Method of forming graded thin films using alternating pulses of vapor phase reactants.
  56. Chau Robert S. ; Fraser David B. ; Cadien Kenneth C. ; Raghavan Gopal ; Yau Leopoldo D., Method of frabricating a MOS transistor having a composite gate electrode.
  57. Pekka J. Soininen FI; Kai-Erik Elers FI; Suvi Haukka FI, Method of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH.
  58. Hirota Toshiyuki (Tokyo JPX) Honma Ichirou (Tokyo JPX) Watanabe Hirohito (Tokyo JPX) Zenke Masanobu (Tokyo JPX), Method of making a semiconductor integrated circuit device having a capacitor with a porous surface of an electrode.
  59. Cha, Tae Ho; Jang, Se Aug; Kim, Tae Kyun; Park, Dea Gyu; Yeo, In Seok; Park, Jin Won, Method of manufacturing a transistor in a semiconductor device.
  60. Park, Dae Gyu; Cha, Tae Ho; Jang, Se Aug; Cho, Heung Jae; Kim, Tae Kyun; Lim, Kwan Yong; Yeo, In Seok; Park, Jin Won, Method of manufacturing semiconductor devices with titanium aluminum nitride work function.
  61. Huotari,Hannu; Haukka,Suvi, Methods for forming roughened surfaces and applications thereof.
  62. Wenhe Lin SG; Mei-Sheng Zhou SG; Kin Leong Pey SG; Simon Chooi SG, Methods to form dual metal gates by incorporating metals and their conductive oxides.
  63. Ajit P. Paranjpe ; Mehrdad M. Moslehi ; Boris Relja ; Randhir S. Bubber ; Lino A. Velo ; Thomas R. Omstead ; David R. Campbell, Sr. ; David M. Leet ; Sanjay Gopinath, Microelectronic interconnect material with adhesion promotion layer and fabrication method.
  64. Neugebauer Constantine A. (Schenectady NY) Cole Herbert S. (Burnt Hills NY) Bartels Eugene L. (Elnora NY) Fillion Raymond A. (Schenectady NY), Moisture-proof electrical circuit high density interconnect module and method for making same.
  65. Yanjun Ma ; Yoshi Ono, Multilayer dielectric stack and method.
  66. Senzaki, Yoshihide, Multilayer high κ dielectric films.
  67. Chun-Ching Tsan TW; Hung-Ju Chien TW; Chun-Chang Chen TW; Ying-Lang Wang TW, PE-silane oxide particle performance improvement.
  68. Obeng Yaw Samuel ; Obeng Jennifer S., Passivated copper surfaces.
  69. Foster Robert F. (Phoenix AZ) Hillman Joseph T. (Scottsdale AZ) Arora Rikhit (Mesa AZ), Plasma enhanced chemical vapor deposition of titanium nitride using ammonia.
  70. Ando Kazuhiro (Ibaraki JPX) Kawakami Takamasa (Ibaraki JPX) Shouji Yasuhiro (Ibaraki JPX) Tanaka Yasuo (Tokyo JPX) Kanaoka Takeo (Tokyo JPX) Sayama Norio (Tokyo JPX), Process for producing copper clad laminate.
  71. Soininen, Pekka Juha; Elers, Kai-Erik, Process for producing integrated circuits including reduction using gaseous organic compounds.
  72. Aaltonen, Titta; Alén, Petra; Ritala, Mikko; Leskelä, Markku, Process for producing metal thin films by ALD.
  73. Ngo Minh Van ; Morales Guarionex ; Nogami Takeshi, Process for reducing copper oxide during integrated circuit fabrication.
  74. Stephen N. Vaughn ; Peter G. Ham ; Keith H. Kuechler, Process to control conversion of C4+ and heavier stream to lighter products in oxygenate conversion reactions.
  75. Raaijmakers, Ivo; Soininen, Pekka T.; Granneman, Ernst H. A.; Haukka, Suvi P., Protective layers prior to alternating layer deposition.
  76. Sneh Ofer, Radical-assisted sequential CVD.
  77. Verghese,Mohith; Shero,Eric J., Reactor surface passivation through chemical deactivation.
  78. Weidman,Timothy W., Ruthenium containing layer deposition method.
  79. Paranjpe Ajit P. ; Moslehi Mehrdad M. ; Bubber Randhir S. ; Velo Lino A., Semiconductor chip interconnect barrier material and fabrication method.
  80. Ngai, Tat; Nguyen, Bich-Yen; Kaushik, Vidya S.; Schaeffer, Jamie K., Semiconductor device and a method therefor.
  81. Chabal, Yves Jean; Green, Martin Laurence; Wilk, Glen David, Semiconductor device having a high-K gate dielectric and method of manufacture thereof.
  82. Matsuo Mie,JPX ; Okano Haruo,JPX ; Hayasaka Nobuo,JPX ; Suguro Kyoichi,JPX ; Miyajima Hideshi,JPX ; Wada Jun-ichi,JPX, Semiconductor device having a metal film formed in a groove in an insulating film.
  83. Isik C. Kizilyalli ; Ranbir Singh ; Lori Stirling, Semiconductor device having a metal gate with a work function compatible with a semiconductor device.
  84. Masayuki Shimizu JP, Semiconductor device having fluorined insulating film and reduced fluorine at interconnection interfaces and method of manufacturing the same.
  85. Gardner Mark I. ; Fulford H. Jim ; May Charles E. ; Hause Fred ; Kwong Dim-Lee, Semiconductor device having metal gate electrode and titanium or tantalum nitride gate dielectric barrier layer and process of fabrication thereof.
  86. Arthur Sherman, Sequential chemical vapor deposition.
  87. Sherman Arthur, Sequential chemical vapor deposition.
  88. Ikari, Atsushi; Hasebe, Masami; Nakai, Katsuhiko; Sakamoto, Hikaru; Ohashi, Wataru; Hoshino, Taizo; Iwasaki, Toshio, Silicon semiconductor wafer and method for producing the same.
  89. Pomarede, Christophe F.; Roberts, Jeff; Shero, Eric J., Surface preparation prior to deposition.
  90. Mori Yoshiaki,JPX ; Miyakawa Takuya,JPX ; Takahashi Katsuhiro,JPX ; Miyashita Takeshi,JPX ; Katagami Satoru,JPX, Surface treatment method.
  91. Nguyen Tue ; Charneski Lawrence J. ; Evans David R. ; Hsu Sheng Teng, System and method of selectively cleaning copper substrate surfaces, in-situ, to remove copper oxides.
  92. Hegde, Rama I.; Mogab, Joe; Tobin, Philip J.; Tseng, Hsing H.; Liu, Chun-Li; Borucki, Leonard J.; Merchant, Tushar P.; Hobbs, Christopher C.; Gilmer, David C., Transistor with layered high-K gate dielectric and method therefor.
  93. Akatsu Hiroyuki ; Dokumaci Omer H. ; Hegde Suryanarayan G. ; Li Yujun ; Rengarajan Rajesh,DEX ; Ronsheim Paul A., Ultra-shallow junction dopant layer having a peak concentration within a dielectric layer.
  94. Jun-Fei Zheng ; Brian Doyle ; Gang Bai ; Chunlin Liang, Work function tuning for MOSFET gate electrodes.
  95. Izumi Hirohiko (Sagamihara JPX), .
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로