A dummy pattern filling method, including: Step I, determining the rule of filling dummy patterns, in accordance with required DR values and isolation rules of patterns; Step II, finding out blank Fields within said layout that need to be filled with dummy patterns; Step III, by following said rule
A dummy pattern filling method, including: Step I, determining the rule of filling dummy patterns, in accordance with required DR values and isolation rules of patterns; Step II, finding out blank Fields within said layout that need to be filled with dummy patterns; Step III, by following said rule of filling dummy patterns, filling dummy patterns within blank Fields on layouts. Implementing a Smart Dummy Pattern Filling, which enables the Data Ratio (DR) of dummy patterns to come infinitely close the required DR value after completing the filling of dummy patterns.
대표청구항▼
1. A dummy pattern filling method for an integrated circuit layout, comprising the following steps: Step I, providing a required Data Ratio (DR) value and an isolation rule for a pattern of a layout on a respective layer, said pattern used to etch said layer of an integrated circuit; determining a r
1. A dummy pattern filling method for an integrated circuit layout, comprising the following steps: Step I, providing a required Data Ratio (DR) value and an isolation rule for a pattern of a layout on a respective layer, said pattern used to etch said layer of an integrated circuit; determining a rule of filling a dummy pattern in accordance with said required DR value and said isolation rule of said pattern, which ensures that a DR value of said dummy pattern filled into a filling area satisfies said required DR value and said isolation rule by changing a size, a shape and a pitch of said dummy pattern;Step II, finding out a blank Field within said layout that needs to be filled with a dummy pattern, wherein said blank Field in said Step II is located outside a main pattern of said layout; andStep III, by following said rule of filling a dummy pattern, filling by a processor a dummy pattern within said blank Field on said layout so that after said dummy pattern is filled said DR value of said dummy pattern approximates said required DR value, wherein for different layouts on the same layer, a difference between DRs of patterns for different layouts thereon after completing said Step III is less than 5%. 2. The dummy pattern filling method of claim 1, wherein said respective layer includes an active region, a control gate and a metal line. 3. The dummy pattern filling method of claim 1, wherein the required DR value in said Step I is a fixed solidified configuration; for different layouts on a same layer, a same etching process is implemented after completing said Step III so that the etching process is solidified. 4. The dummy pattern filling method of claim 1, further comprising a Step IV implemented after completing said Step III, said Step IV including: checking DRs of dummy patterns for said layouts; andimplementing the DR check. 5. The dummy pattern filling method of claim 1, wherein said isolation rule for the dummy pattern in said Step I is determined by design rules; the isolation rule for dummy patterns includes a minimal pitch between a certain main pattern and its adjacent pattern; andthe pitch between said dummy pattern and its corresponding main pattern is less than the minimal pitch corresponding with said main pattern as defined by said isolation rule for said dummy pattern. 6. The dummy pattern filling method of claim 1, further comprising after said isolation rule is determined by Step I, using EDA software to calculate a configuration of a dummy pattern; wherein the size, shape and pitch of said dummy pattern for different configurations vary from one another. 7. The dummy pattern filling method of claim 1, further comprising using CAD software to find out blank Fields to be filled with a dummy pattern in said Step II.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (21)
Ruth, Robert S.; Kearney, Mark A.; Pappert, Bernard J.; Ren, Juxiang; Warner, Jeff L., Active tiling placement for improved latch-up immunity.
Jeon, Joong-Won; Song, Ji-Youn; Shin, Mun-Su; Park, Seong-Yul; Lee, Suk-Joo, Method of designing patterns of semiconductor devices in consideration of pattern density.
Izuha, Kyoko; Shibuki, Shunichi; Sakairi, Takashi, Method, apparatus and program for adjusting feature dimensions to compensate for planarizing effects in the generation of mask data and manufacturing semiconductor device.
Stine, Brian E.; Stashower, David M.; Lee, Sherry F.; Weiner, Kurt H., System and method for product yield prediction using device and process neighborhood characterization vehicle.
Bergman Reuter, Bette L; Landis, Howard S.; Stamper, Anthony K.; Sucharitaves, Jeanne-Tania, System and method of automated wire and via layout optimization description.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.