최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기電子工學會論文誌. Journal of the Institute of Electronics Engineers of Korea. TE, 전문기술교육, v.39 no.1, 2002년, pp.16 - 21
조정환 (김포대학 디지털시스템전공) , 정정화 (한양대학교 전자전기 컴퓨터공학부)
In this paper, a dual type PFD(Phase Frequency Detector) for high speed PLL to improve output characteristics using TSPC(True Single Phase Clocking) circuit is proposed. The conventional 3-state PFD has problems with large dead-zone and long delay time. Therefore, it is not applicable to high-speed ...
R. E. Best, Phase-Locked Loops Theory, Design, and Applications, 3rd ed., New York : McGraw-Hill, 1997
William F. Egan, Frequency Synthesis by Phase Lock, 2nd ed., John Willey & Sons, Inc., 2000
Harufusa Kondoh et al., 'A 1.5-V 250-MHz to 3.0-V 622-MHz Operation CMOS Phase-Locked Loop with Precharge Type Phase-Frequency Detector,' IEICE Trans Electron., Vol. E78 C. No. 4, pp. 381-388, April 1995
Sang-O Jeon, et al., 'Phase/frequency Detectors for High-Speed PLL Applications,' Electronics Letters, Vol. 34, No. 22, pp. 2120-2121, Oct. 1998
Henrik O. Johansson, 'A Simple Precharged CMOS Phase Frequency Detector,' IEEE JSSC, Vol. 33, No. 2, pp. 295-299, Feb. 1998
Jung-Dong Cho, et al., 'A High-Speed, Low-Power Phase Frequency Detector and Charge-Pump Circuits for High Frequency Phase-Locked Loops,' IEICE Trans Fundamentals, Vol. E82-A, No. 11, pp. 2514-2520, Nov. 1999
Y. Sumi, et al., 'Dead-zoneless PLL Frequency Synthesizer by Hybrid Phase Detectors,' in Proc. IEEE JSSC, Vol. 4, pp. 410-414, July 1999
Tae-Hun Kim and Beomsup Kim, 'Dual-loop Digital for Adaptive Clock Recovery,' in Proc. IEEE JSSC, Vol. 4, pp. 410-414, July 1999
J. Yuan and C. Svensson, 'New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings,' IEEE JSSC, Vol.32, No. 1, pp. 62-69, Jan. 1997
※ AI-Helper는 부적절한 답변을 할 수 있습니다.