An integrated single-wafer processing tool, composed of multiple single wafer processing modules, transfer robots, and load locks, has complex routing sequences, and often has critical post-processing residency constraints. Scheduling of these tools is an intricate problem, and testing schedulers wi...
An integrated single-wafer processing tool, composed of multiple single wafer processing modules, transfer robots, and load locks, has complex routing sequences, and often has critical post-processing residency constraints. Scheduling of these tools is an intricate problem, and testing schedulers with actual tools requires too much time and cost. The Single Wafer Processor (SWP) simulator presented in this paper is to validate an on-line scheduler, and evaluate performance of integrated single-wafer processing tools before the scheduler is actually deployed into real systems. The data transfer between the scheduler and the simulator is carried out with TCP/IP communication using messages and files. The developed simulator consists of six modules, i.e., GUI (Graphic User Interface), emulators, execution system, module managers, analyzer, and 3D animator. The overall framework is built using Microsoft Visual C++, and the animator is embodied using OpenGL API (Application Programming Interface).
An integrated single-wafer processing tool, composed of multiple single wafer processing modules, transfer robots, and load locks, has complex routing sequences, and often has critical post-processing residency constraints. Scheduling of these tools is an intricate problem, and testing schedulers with actual tools requires too much time and cost. The Single Wafer Processor (SWP) simulator presented in this paper is to validate an on-line scheduler, and evaluate performance of integrated single-wafer processing tools before the scheduler is actually deployed into real systems. The data transfer between the scheduler and the simulator is carried out with TCP/IP communication using messages and files. The developed simulator consists of six modules, i.e., GUI (Graphic User Interface), emulators, execution system, module managers, analyzer, and 3D animator. The overall framework is built using Microsoft Visual C++, and the animator is embodied using OpenGL API (Application Programming Interface).
Hong, S.B., Lee, D.Y. and Yoon, H.J., 2001, 'Semiconductor Track System Simulator,' Proceedings of IEEE International Conference on Systems, Man, and Cybernetics, Tucson, Arizona, USA, October 7-10, Vol. 2, pp. 1036-1040
Dummler, M.A., 1999, 'Using Simulation and Genetic Algorithms to Improve Cluster Tool Performance,' Proceedings of the Winter Simulation Conference. Phoenix, Arizona, USA, December 5-8, Vol. 1, pp. 875-879
Kunnathur, A.S., Sundararaghavan, P.S. and Sampath, S., 1996, 'Dynamic Rescheduling of a Job Shop: A Simulation Study,' Proceedings of the Winter Simulation Conference. Coronado, California, USA, December 8-11, pp. 1091-1098
Wood, S.C., 1996, 'Simple Performance Models for Integrated Processing Tools,' IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No.3, pp. 320-328
Nehme, D.A. and Pierce, N.G., 1994, 'Evaluating the Throughput of Cluster Tools Using Event-Graph Simulations,' Proceedings of IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, Cambridge, Massachusetts, USA, November 14-16, pp. 189-192
Akcalt, E., Nemeto, K. and Uzsoy, R., 2001, 'Cycle-Time Improvements for Photolithography Process in Semiconductor Manufacturing,' IEEE Transactions on Semiconductor Manufacturing, Vol. 14, No. 1, pp. 48-56
Law, A.M. and McComas, M.G., 1997, 'Simulation of Manufacturing Systems,' Proceedings of the Winter Simulation Conference, Atlanta, Georgia, USA, December 7-10, pp. 86-89
Joo, Y.J. and Lee, T.E., 2004, 'Virtual Control,' IEEE Robotics and Automation Magazine, Vol. 11, issue. 3, pp. 33-49
Potti, K. and Aybar, M., 2003, 'Employing a Simulation Technique to Predict and Improve Equipment Productivity,' Technical report, Texas Instrument
Huang, H.P. and Hsiao, Z.Y., 2002, 'Development of Remote Control System of a Semiconductor Cluster Tool,' IEEE International Conference on Systems, Man and Cybernetics, Hammarnet, Tunisia, October 6-9, Vol. 4, pp. 6-9
Pickett, B. and Zuniga, M. 1997, 'Modeling, Scheduling, and Dispatching in the Dynamic Environment of Semiconductor Manufacturing at FASL, Japan,' Proceedings of the IEEE/SEMI Advanced Semiconductor Manufacturing Conference, Cambridge, Massachusetts, USA, September 10-12, pp. 448-450
Kim, H.S., Zhou, C. and Du, H.X., 2000, 'Virtual Machines for Message Based, Real-Time and Interactive Simulation,' Proceedings of the Winter Simulation Conference, Orlando, Florida, USA, December 10-13, Vol. 2, pp. 1529-1532
Kim, H.S., Park, J.H., Sohn, S., Wang, Y., Reveliotis, S., Zhou, C., Bodner, D. and McGinnis, L., 2001, 'A High-Fidelity, Web-Based Simulator for 300mm Wafer Fabs,' Proceedings of IEEE International Conference on Systems, Man, and Cybernetics, Tucson, Arizona, USA, October 7-10, Vol. 2, pp. 1288-1293
Yoon, H.J. and Lee, D.Y., 2003, 'On-Line Scheduling of Robotic Cells with Post-Processing Residency Constraints,' Proceedings of IEEE International Conference on Systems, Man, and Cybernetics, Washington D.C., USA, October 5-8, Vol. 3, pp. 2785-2790
Yoon, H.J. and Lee, D.Y., 2004, 'Deadlock-Free Scheduling of Photolithography Equipment in Semiconductor Fabrication,' IEEE Transactions on Semiconductor Manufacturing, Vol. 17, No.1, pp. 42-54
※ AI-Helper는 부적절한 답변을 할 수 있습니다.