최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기마이크로전자 및 패키징 학회지 = Journal of the Microelectronics and Packaging Society, v.18 no.3, 2011년, pp.67 - 74
Yamanaka, Kimihiro (School of Information Science and Technology, Chukyo University)
Keys to high wiring density semiconductor packages include flip-chip bonding and build-up substrate technologies. The current issues are the establishment of a fine pitch flip-chip bonding technology and a low coefficient of thermal expansion (CTE) substrate technology. In particular, electromigrati...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
International Technology Roadmap for Semiconductors 2007 Edition. available : http://www.itrs.net/reports.html.
Y. Tsukada, S. Tsuchida, and Y. Mashimoto, "Surface laminar circuit packaging," in Proc. 42nd Electronic Components and Technology Conf, San Diego, CA, USA, 22 (1992).
E. D. Blackshear, M. Case, E. Klink, et al, "The evolution of build-up package technology and its design challenges," IBM J. Res. & Dev., 49(4/5), 641 (2005).
J. U. Knickerbocker, P. S. Andry, L. P. Buchwalter, et al, "Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection," IBM J. Res. & Dev., 49(4/5), 725 (2005).
Y. Tsukada, K. Yamanaka, and T. Nejime, "Current barriers and future direction of semiconductor packaging with flip chip bonding," J. IEICE (Japanese), J91-C(11), 509 (2008).
K. Yamanaka, K. Kobayashi, K. Hayashi, et al., "Materials, processes and performance of high wiring density build-up substrate with ultra low coefficient of thermal expansion," IEEE trans. Comp. Packag. Techonol., 33(2), 453 (2010).
K. Hayashi, K. Yamanaka, K. Kobayashi, et al., Advanced Surface Laminar Circuit Using New Composite Materials, in Proc. 51th IEEE Electronic Components and Technology Conf., Las Vegas, CA, USA, 543 (2010).
H. Ye, C. Basaran, and D. Hopkins, Thermomigration in Pb- Sn solder joints under joule heating during electric current stressing, J. Appl. Phys. Lett., 82(7), 1045 (2003).
K.N. Tu, Recent Advances on Electromigration in Very- Large-Scale-Integration of Interconnects, J. Appl. Phys. 94, 5451 (2003).
A.T. Huang, A. M. Gusak, and K. N. Tu, Thermomigration in SnPb composite flip chip solder joints, Appl. Phys. Lett. 88, 141911 (2006).
H.Y. Chen, C. Chen, and K. N. Tu, Failure induced by thermomigration of interstitial Cu in Pb-free flip chip solder joints, Appl. Phys. Lett. 93, 122103 (2008).
K. Yamanaka, T. Ooyoshi and T. Nejime, Temperature measurement at flip chip solder joint during electromigration test, J. Mater. Sci.: Mater. Electron. 21(1), 53 (2010).
M.A. Korhonen, P. Borgesen, K.N. Tu, et al., Stress evolution due to electromigration in confined metal lines, J. Appl. Phys. 73, 3790 (1993).
J. J. Clement, C. V. Thompson, Modeling electromigrationinduced sress evolution in confined metal lies, J. Appl. Phys. 78, 900 (1995).
K. Yamanaka, T. Ooyoshi, and T. Nejime, Effect of underfill on electromigration ligetime in flip chip joints, J. Alloy. Compd. 481, 659 (2009).
K. Lee, K. S. Kim, Y. Tsukada, et al., Effects of the crystallographic orientation of Sn on the electromigration of Cu/Sn- Ag-Cu/Cu ball joints, J. Mater. Res. 26(3), 467 (2010).
B. F. Dyson, Diffusion of Gold and Silver in Tin Single Crystals, J. Appl. Phys. 37 2375 (1966).
B. F. Dyson, Interstitial Diffusion of Copper in Tin, J. Appl. Phys. 38, 3408 (1967).
M. Lu, D. Y. Shih, P. Lauro, et al., Effect of Sn grain orientation on electromigration degradation mechanism in high Snbased Pb free solders, Appl. Phys. Lett. 92, 211909 (2008).
M.F. Abdulhamid, C. Basaran, and Y. S. Lai, Thermomigration versus electromigration in microelectronics solder joints, IEEE Trans. Adv. Pkg. 32(3), 627 (2009).
해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
출판사/학술단체 등이 한시적으로 특별한 프로모션 또는 일정기간 경과 후 접근을 허용하여, 출판사/학술단체 등의 사이트에서 이용 가능한 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.