In this work, we present a unified analytical surface potential model, valid for both PD and FD SOI MOSFETs. Our model is based on a simplified one dimensional and purely analytical approach, and builds upon an existing model, proposed by Yu et al. [4], which is one of the most recent compact analyt...
In this work, we present a unified analytical surface potential model, valid for both PD and FD SOI MOSFETs. Our model is based on a simplified one dimensional and purely analytical approach, and builds upon an existing model, proposed by Yu et al. [4], which is one of the most recent compact analytical surface potential models for SOI MOSFETs available in the literature, to improve its accuracy and remove its inconsistencies, thereby adding to its robustness. The model given by Yu et al. [4] fails entirely in modeling the variation of the front surface potential with respect to the changes in the substrate voltage, which has been corrected in our modified model. Also, [4] produces self-inconsistent results due to misinterpretation of the operating mode of an SOI device. The source of this error has been traced in our work and a criterion has been postulated so as to avoid any such error in future. Additionally, a completely new expression relating the front and back surface potentials of an FD SOI film has been proposed in our model, which unlike other models in the literature, takes into account for the first time in analytical one dimensional modeling of SOI MOSFETs, the contribution of the increasing inversion charge concentration in the silicon film, with increasing gate voltage, in the strong inversion region. With this refinement, the maximum percent error of our model in the prediction of the back surface potential of the SOI film amounts to only 3.8% as compared to an error of about 10% produced by the model of Yu et al. [4], both with respect to MEDICI simulation results.
In this work, we present a unified analytical surface potential model, valid for both PD and FD SOI MOSFETs. Our model is based on a simplified one dimensional and purely analytical approach, and builds upon an existing model, proposed by Yu et al. [4], which is one of the most recent compact analytical surface potential models for SOI MOSFETs available in the literature, to improve its accuracy and remove its inconsistencies, thereby adding to its robustness. The model given by Yu et al. [4] fails entirely in modeling the variation of the front surface potential with respect to the changes in the substrate voltage, which has been corrected in our modified model. Also, [4] produces self-inconsistent results due to misinterpretation of the operating mode of an SOI device. The source of this error has been traced in our work and a criterion has been postulated so as to avoid any such error in future. Additionally, a completely new expression relating the front and back surface potentials of an FD SOI film has been proposed in our model, which unlike other models in the literature, takes into account for the first time in analytical one dimensional modeling of SOI MOSFETs, the contribution of the increasing inversion charge concentration in the silicon film, with increasing gate voltage, in the strong inversion region. With this refinement, the maximum percent error of our model in the prediction of the back surface potential of the SOI film amounts to only 3.8% as compared to an error of about 10% produced by the model of Yu et al. [4], both with respect to MEDICI simulation results.
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
제안 방법
The model is improved further by incorporating the effect of increasing inversion charge concentration in the strong inversion region as the gate voltage is increased, in the determination of the surface potentials for an FD SOI film. This is an entirely new contribution to the one-dimensional analytical modeling of the surface potentials for SOI MOSFETs and yields reasonably good results for low values of gate voltages, as confirmed by MEDICI simulations.
2. The variation of potential in the FD-subthreshold region along the x-axis of an SOI MOSFET, simulated in MEDICI, with VG = 1 V and Vsub = 4 V (note that due to the gate and substrate contact drops, the actual gate and substrate voltages are not exactly same as the applied biases). Device parameters are: Nch = 1017 cm-3, Nsub = 1018 cm-3, tsi = 80 nm, tfox = 20 nm, and tbox = 400 nm.
[4] in order to highlight its basic features. Then we investigate its solutions as provided in [4] under different operating modes of SOI MOSFETs, so as to evaluate their predictions. This is followed by adjustments to the model wherever it fails to capture the true device characteristics, as reported in the literature.
참고문헌 (11)
Y. Choi, D. Ha, T. King, and C. Hu, "Nanoscale ultrathin body PMOSFETs with raised selective Germanium source/drain", IEEE Electron Device Letters, Vol.22, No.9, pp.447-448, Sep., 2001.
H. Lim and J.G. Fossum, "Threshold voltage of thin-film Silicon-on-Insulator (SOI) MOSFETs", IEEE Transactions on Electron Devices, Vol.30, No.10, pp.1244-1251, Oct., 1983.
Y.S. Yu, S.H. Kim, S.W. Hwang, and D. Ahn, "All analytic surface potential model for SOI MOSFETs", IEE Proceedings - Circuits, Devices and Systems, Vol.152, No.2, pp.183-188, Apr., 2005.
J.W. Sleight and R. Rios, "A continuous compact MOSFET model for fully and partially-depleted SOI devices", IEEE Transactions on Electron Devices, Vol.45, No.4, pp.821-825, Apr., 1998.
S. Bolouki, M. Maddah, A. Afzali-Kusha, and M.E. Nokali, "A unified I-V model for PD/FD SOI MOSFETs with a compact model for floating body effects", Solid-State Electronics, Vol.47, No.11, pp.1909-1915, Nov., 2003.
M. Lundstrom, "SOI Electrostatics: Lecture 25", Purdue University, West Lafayette 2008.
P. Agarwal, G. Saraswat, and M.J. Kumar, "Compact Surface Potential Model for FD SOI MOSFET Considering Substrate Depletion Region", IEEE Transactions on Electron Devices, Vol.55, No.3, pp.789-795, Mar., 2008.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.