최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Journal of semiconductor technology and science, v.14 no.6, 2014년, pp.777 - 788
Park, Hyung-Gu (College of Information and Communication Engineering, Sungkyunkwan University) , Jang, Jeong-A (College of Information and Communication Engineering, Sungkyunkwan University) , Cho, Sung Hun (College of Information and Communication Engineering, Sungkyunkwan University) , Lee, Juri (College of Information and Communication Engineering, Sungkyunkwan University) , Kim, Sang-Yun (College of Information and Communication Engineering, Sungkyunkwan University) , Tiwari, Honey Durga (College of Information and Communication Engineering, Sungkyunkwan University) , Pu, Young Gun (College of Information and Communication Engineering, Sungkyunkwan University) , Hwang, Keum Cheol (College of Information and Communication Engineering, Sungkyunkwan University) , Yang, Youngoo (College of Information and Communication Engineering, Sungkyunkwan University) , Lee, Kang-Yoon (College of Information and Communication Engineering, Sungkyunkwan University) , Seo, Munkyo (College of Information and Communication Engineering, Sungkyunkwan University)
This paper presents a wide output range, high power efficiency reconfigurable charge pump for driving touch panels with the high resistances. The charge pump is composed of 4-stages and its configuration automatically changes based on the required output voltage level. In order to keep the power eff...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
M.-D. Ker, S.-L. Chen and C.-S. Tsai, "Design of charge pump circuit with consideration of gateoxide reliability in low-voltage CMOS processes," IEEE J. Solid-State Circuit, vol 41, no. 5, pp. 1100-1107, May 2006.
M. Hoque, T. McNutt, J. Zhang, A. Mantooth and M. Mojarradi, "A High Voltage Dickson Charge Pump in SO1 CMOS," in Proc. Custom Integrated Circuits Conference, pp. 493-496, Sep. 2003
J.-Y. Park and Y. Chung, "A Low-Voltage Charge Pump Circuit with High Pumping Efficiency in Standard CMOS Logic Process," in Proc. IEEE Electron Devices and Solid-State Circuits, pp. 317-320, Dec. 2007
O.-Y. Wong, W.-S. Tam, C.-W. Kok and R. Wong, "A novel gate boosting circuit for 2-phase high voltage CMOS charge pump," in Proc. IEEE Electron Devices and Solid-State Circuits, pp. 250-253, Dec. 2009.
A. Richellil, L. Mensil, L. Colalongol, P. L. Rolandi and Zs. M. Kovacs-Vajnal, "A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatile Memories," In Proc. IEEE Int. Solid-State Circuits Conference, pp. 522-619, Feb. 2007.
X. Zhang and H. Lee, "An efficiency-enhanced auto-reconfigurable 2x/3x SC charge pump for trans-cutaneous power transmission," in Proc. Custom Integrated Circuits Conference, pp. 311-314, Sept. 2009.
K.-H. Choi, J.-M. Park, J.-K. Kim, T.-S. Jung and K.-D. Suh, "Floating-well charge pump circuits For sub-2.0 V single power supply flash memories," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 61-62, Jun. 1997.
J. Shin, I.-Y. Chung, Y. J. Park and H. S. Min, "A new charge pump without degradation in threshold voltage due to body effect," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1227-1230, Apr. 2000.
J. C. Chen, T. H. Kuo, L. E. Cleveland, C. K. Chung, N. Leong, Y.K. Kim, T. Akaogi, and Y. Kasa, "A 2.7 V only 8 Mbx16 NOR flash memory," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 172-173, Jun. 1996.
K. Sawada, Y. Sugawara and S. Masui, "An onchip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 75-76, Jun. 1995.
S. Atsumi, M. Kuriyama, A. Umezawa, H. Banba, K. Naruke, S.Yamada, Y. Ohshima, M. Oshikiri, Y. Hiura, T. Yamane and K.Toshikawa, "A 16-Mb flash EEPROM with a new self-data-refresh scheme for a sector erase operation," IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 461-469, Apr. 1998.
H. Lin and N.-H. Chen, "New four-phase generation circuits for low voltage charge pumps," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, pp. 504-507, May 2001.
S.-Y. Lai and J.-S. Wang, "A high-efficiency CMOS charge pump circuit," in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, pp. 406-409, May 2001.
H. Lin, K.-H. Chang and S.-C. Wong, "Novel high positive and negative pumping circuits for low supply voltage," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, pp. 238-241, Jul. 1999.
C. Lauterbach, W. Weber and D. Romer, "Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps," IEEE J. Solid-State Circuits, vol. 35, no. 5. pp. 719-723, May 2000.
J.-T.Wu and K.-L. Chang, "MOS charge pump for low-voltage operation," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 592-597, Apr. 1998.
M. Innocent, P. Wambacq, S. Donnay, W. Sansen and H. De Man, "A Linear High Voltage Charge Pump For MEMS Applications in 0.18um CMOS Technology," in Proc. European Solid-State Circuits Conference, 2003. ESSCIRC '03, pp. 457-460, Sept. 2003
M.R. Hoque, T. Ahmad, T. McNutt, , A. Mantooth and M. M. Mojarradi, "Design Technique of an On-Chip, High-Voltage Charge Pump in SOI," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, pp. 133-136, May 2005.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.