최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Journal of semiconductor technology and science, v.16 no.3, 2016년, pp.319 - 329
Na, Seung-in (Dep. EE., Seoul National University) , Kim, Susie (Dep. EE., Seoul National University) , Yang, Youngtae (Dep. EE., Seoul National University) , Kim, Suhwan (Dep. EE., Seoul National University)
High-level design aids are mandatory for design of a continuous-time delta-sigma modulator (CTDSM). This paper proposes a top-down methodology design to generate a noise transfer function (NTF) which is compensated for excess loop delay (ELD). This method is applicable to low pass loop-filter topolo...
P. Malcovati, et al., "Behavioral modeling of switched-capacitor sigma-delta modulators", IEEE Trans. Circuits Syst. I, vol. 50, no. 3, pp. 352-364, Mar. 2003.
M. keller, et al., "A method for the discrete-time simulation of continuous-time Sigma-delta modulators", in Proc. IEEE ISCAS, May. 2007.
G. G. E. Gielen, et al., "An analytical integration method for the simulation of continuous-time ${\Delta}{\Sigma}$ Modulators," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 3. pp. 389-399, Mar. 2004.
Category: Control Systems, File: SD Toolbox [Online], Available: http://www.mathworks.com/matlabcentral/fileexchange
M. Ortmanns, Continuous-Time Sigma-Delta AD Conversion, Springer.
R. Schreier, et al.,, "Delta-sigma modulators employing continuous-time circuitry," IEEE Trans. Circuits Syst. I, vol. 43, no. 4, pp. 324-332, Apr. 1996.
R. Schreier, G. C. Temes, Understanding Delta-Sigma Data Converters.
S. Pavan , "Excess loop delay compensation in continuous-time delta-sigma modulators", IEEE TCAS-II, vol. 55, no. 11, pp. 1119-1123, Nov. 2008.
J. Cherry, et al., "Excess loop delay in continuous-time delta-sigma modulators," IEEE TCAS-II, vol. 46, no. 4, pp. 376-389, Apr. 1999.
C-Y. Ho, et al., "A 4.5mW CT self-coupled ${\Delta}{\Sigma}$ modulator with 2.2MHz BW and 90.4dB SNDR using residual ELD compensation," ISSCC Dig. Tech. Papers, pp. 274-276, Feb. 2015.
P. Shettigar, et al., "Design techniques for wideband single-bit Continuous-time modulators with FIR feedback DACs", IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 2865-2879, Dec. 2012.
S.-J. Huang, et al., "A 1.2 V 2 MHz BW 0.084 mm2 CT ADC with 97.7 dBc THD and 80 dB DR using low-latency DEM," in IEEE ISSCC Dig. Tech. Papers, pp. 172-173, Feb. 2009.
X. Chen, "A Wideband low-power continuous-time delta-sigma modulator for next generation wireless applications", Ph.D. dissertation, Oregon State Univ.
P. M. Chopp, et al., "Analysis of clock-jitter effects in continuous-time ${\Delta}{\Sigma}$ modulators using discrete-time models", IEEE Trans. Circuits Syst. I, vol. 56, no. 6, pp. 1134-1145, Jun. 2009.
M. Ortmanns, et al., "Compensation of finte gain-bandwidth induced errors in continuous-time sigma-delta Modulators", IEEE Trans. Circuits Syst. I, vol. 51, no. 6, pp. 1088-1099, Jun. 2004.
K. Matsukawa, et al., "A 69.8 dB SNDR 3rd-order continuous-time delta-sigma modulator with a ultimate low power tuning system for a worldwide digital TV-receiver," in Proc. IEEE CICC, Sep. 2010.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.