참고문헌 (20)

1. V.V. Zhirnov, R.K. Cavin, J.A. Hutchby, and G.I. Bourianoff, "Limits to Binary Logic Switch Scaling - a Gedanken Model," Proc. IEEE, vol. 91, no. 11, Nov. 2003, pp. 1934-1939. 

   상세보기

2. K. Kim, "Silicon Technologies and Solutions for the Data-Driven World," IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig., San Francisco, CA, USA, Feb. 22-26, 2015, pp. 1-7. 

3. M. Bom and E. Wolf, Principles of Optics, New York, USA: Cambridge University Press, 1999. 

4. 김동원, 조근휘, 박선흠, "시스템 반도체 소자 기술," 전자공학회지, vol. 42, no. 7, July 2015, pp. 18-24. 

   원문보기 상세보기

5. ITRS Reports, Accessed 2017. http://www.itrs2.net/itrsreports.html 

6. T.P. Pearsall and J.P. Hirtz, "The Carrier Molbilities in Ga0.47In0.53As Grown by Organo-Metallic CVD and Liquid-Phase Epitaxy," J. Cryst. Growth, vol. 54, no. 1, 1981, pp. 127-131. 

   상세보기

7. H. Yokoyama et al., "CMOS Integration of InGaAs nMOSFETs and Ge pMOSFETs with Self-Align Ni-Based Metal S/D Using Direct Wafer Bonding," Symp. VLSI Technol., Honolulu, HI, USA, 2011, pp. 60-61. 

8. L. Czornomaz et al., "Co-integration of InGaAs n- and SiGe p-MOSFETs into Digital CMOS Circuits Using Hybrid Dual-channel ETXOI Substrates," IEEE Int. Electron Dev. Meeting, Washington, DC, USA, 2013, pp. 2.8.1-2.8.4. 

9. S. Cristoloveanu and S. Li, Electrical Characterization of Silicon-on-Insulator Materials and Devices, Boston, MA, USA: Kluwer Academic Publisher, 1995. 

10. P. Batude, S. Sklenard, C. Xu, B. Previtali, B. De Salvo, and M. Vinet, "Low Temperature FDSOI Devices, a Key Enabling Technology for 3D Sequential Integration," Int. Symp. VLSI Technol., Syst. Applicat., Hsinchu, Taiwan, Apr. 22- 24, 2013, pp. 1-4. 

11. T. Irisawa et al., "Demonstration of Ultimate CMOS Based on 3D Stacked InGaAs-OI/SGOI Wire Channel MOSFETs with Independent Back Gate," Symp. VLSI Technol.: Dig. Techn. Papers, Honolulu, HI, USA, June 9-12, 2014, pp. 1-2. 

12. P. Batude, "3D Sequential Integration: an Alternative Path towards CMOS Scalability," Semicond. Interface Specialists Conf., San Diego, CA, USA, Dec. 10-13, 2014. 

13. H.-K. Lim and J.G. Fossum, "Threshold Voltage of Thin-Film Silicon-on-Insulator (SOI) MOSFETs," IEEE Trans. Electron Dev., vol. 30, no. 10, 1983, pp. 1244-1251. 

    상세보기

14. D.S. Green, C.L. Dohrman, J. Demmin, Y. Zheng, and T.-H. Chang, "A Revolution on the Horizon from DARPA," IEEE Microw. Mag., vol. 18, no. 2, 2017, pp. 44-5 9. 

    상세보기

15. T.E. Kazior, "Beyond CMOS: Heterogeneous Integration of III-V Devices, RF MEMS and other Dissimilar Materials/Devices with Si CMOS to Create Intelligent Microsystems," Philos Trans. Royal. Soc. A., vol. 372, no. 2012, Feb. 2014, pp. 1-13. 

16. E.G. Moroni, R. Podloucky, and J. Hafner, "Supersoft Transition Metal Silicides," Phys. Rev. Lett., vol. 81, no. 9, Aug. 1998, pp. 1969-1972. 

    상세보기

17. D. Fehly, A. Schlachetzki, A.S. Bakin, A. Guttzeit, and H.-H. Wehmann, "Monolithic InGaAsP Optoelectronic Devices With Silicon Electronics," IEEE J. Quantum Electron., vol. 37, no. 10, Oct. 2001, pp. 1246-1252. 

    상세보기

18. M. Takenaka and S. Takagi, "Si/III-V CMOS Photonics for Low-Power Electronic-Photonic Integrated Circuits on Si Platform," Conf. Lasers Electro-Opt., San Jose, CA, USA, June 5-10, 2016, pp. 1-2. 

19. N.D. Heidel, N.G. Usechak, C.L. Dohrman, and J.A. Conway, "A Review of Electronic-Photonic Heterogeneous Integration at DARPA," IEEE J. Select. Topics Quantum Electron., vol. 22, no. 6, Nov./Dec. 2016. 

20. J.J.G.M. van der Tol, Y. Jiao, L. Shen, A.J. Millan-Mejia, H.P.M.M. Ambrosius, and M.K. Smit, "Photonics Integration on an InP-Membrane," Integr. Photon. Res, Silicon, Nanophoton., Vancouver, Canada, July 18-20, 2016.