최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Journal of sensor science and technology = 센서학회지, v.30 no.4, 2021년, pp.223 - 228
Hyun, Jang-Su (School of Electrical Information Communication Engineering, Kangwon National Unversity) , Kim, Hyeon-June (School of Electrical Information Communication Engineering, Kangwon National Unversity)
This work presents a low-power CMOS image sensor (CIS) with a multi-column-parallel (MCP) readout structure while focusing on improving its performance compared to previous works. A delta readout scheme that utilizes the image characteristics is optimized for the MCP readout structure. By simply alt...
http://www.epnc.co.kr/news/articleView.html?idxno75952/ (retrieved on Apr. 21, 2021).
M. Amjad, M. H. Rehmani, and S. Mao, "Wireless multimedia cognitive radio networks: A comprehensive survey", IEEE Commun. Surveys Tut., Vol. 20, No. 2, pp. 1056-1103, 2018.
H. Kim, "11-bit Column-Parallel Single-Slope ADC With First-Step Half-Reference Ramping Scheme for High-Speed CMOS Image Sensors", Journal of Solid-State Circuits, Vol. 56, No. 7, pp. 2132-2141, 2021.
S. Sukegawa, T. Umebayashi, T.Nakajima, H. Kawanobe, K. Koseki, I. Hirota, T. Haruta, M. Kasai, K. Fukumoto, T. Wakano, K. Inoue, H. Takahashi, T. Nagano, Y. Nitta, T. Hirayama, and N. Fukushima, "A 1/4-inch 8 Mpixel back-illuminated stacked CMOS image sensor", IEEE Conf. International Solid-State Circuits, pp. 484-485, San Francisco, USA, 2013.
T. Arai, T.Yasue, K. Kitamura, H. Shimamoto, T. Kosugi, S. Jun, S. Aoyama, M. Hsu, Y. Yamashita, H. Sumi, and S. Kawahito, "6.9 A 1.1㎛ 33Mpixel 240fps 3D-stacked CMOS image sensor with 3-stage cyclic-based analog-to-digital converters", IEEE Conf. International Solid-State Circuits, pp. 126-128, San Francisco, USA, 2016.
C. Okada, K. Uemura, L. Hung, K. Matsuura, T. Moue, D. Yamazaki, K. Kodama, M. Okano, T. Morikawa, K. Yamashita, O. Oka, I. Shvartz, G. Zeituni, A. Benshem, N. Eshel, and Y. Inada, "7.6 A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC", IEEE Conf. International Solid-State Circuits, pp.116-118, San Francisco, USA, 2021.
D. Van Blerkom, S. Huang, L. Truong and B. Mansoorian, "Analysis of front-end multiplexing for column parallel image sensors", in Proc. IEEE International Image Sensor Workshop, pp. 1-4, Pasadena, US, 2011.
H. J. Kim, S. I. Hwang, J. W. Kwon, D. H. Jin, B. S. Choi, S. G. Lee, J. H. Park, J. K. Shin, and S. T. Ryu, "A Delta-Readout Scheme for Low-Power CMOS Image Sensors With Multi-Column Parallel SAR ADCs", Journal of Solid-State Circuits, Vol. 51, No. 10, pp. 2262-2273, 2016.
H. J. Kim, S. I. Hwang, J. H. Chung, J. H. Park, and S. T. Ryu, "A Dual Imaging Speed-Enhanced CMOS Image Sensor for Real Time Edge Image Extraction", Journal of Solid-State Circuits, Vol. 52, No. 9, pp. 2488-2497, 2017.
F. M. Yaul and A. P. Chandrakasan, "11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation", IEEE ISSCC Dig. Tech. papers, pp. 198-199, San Francisco, USA, 2014.
J. Yang, S. Park, J. Choi, H. Kim, C. Park, S. Ryu, and G. Cho, "A highly noise-immune touch controller using Filtered-Delta-Integration and a charge-interpolation technique for 10.1-inch capacitive touch-screen panels", IEEE Conf. International Solid-State Circuits, pp. 390-391, San Francisco, USA, 2012.
R. Funatsu, S. Huang, T. Yamashita, K. Stevulak, J. Rysinski, D. Estrada, S. Yan, T. Soeno, T. Nakamura, T. Hayashida, H. Shimamoto and B. Mansoorian, "6.2 133 Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs", IEEE Conf. International Solid-State Circuits, pp. 112-113, San Francisco, USA, 2015.
E. Sanchez-Sinencio, J. Ramirez-Angulo, B. Linares-Barranco and A. Rodriguez-Vazquez, "Operational transconductance amplifier-based nonlinear function syntheses", Journal of Solid-State Circuits, Vol. 24, pp. 1576-1586, 1989.
M. W. Seo, T. Sawamoto, T. Akahori, T. iida, T. Takasawa, K. Yasutomi, and S. Kawahito, "A low noise wide dynamic range CMOS image sensor with low-noise transistors and 17b column-parallel ADCs", IEEE Sensors Journal, Vol. 13, No. 8, pp. 2992-2929, 2013.
S. Kawahito, "Column readout circuit design for high speed low noise imaging", IEEE Conf. International Solid-State Circuits, Image Sensor Forum, San Francisco, USA, 2010.
M. Kwon and B. Murmann, "A New Figure of Merit Equation for Analog-to-Digital Converters in CMOS Image Sensors", IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-5, Florence, Italy, 2018.
D. G. Chen, F. Tang, and A. Bermak, "A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 60, No. 10, pp. 2572-2583, 2013.
D. G. Chen, F. Tang, M. Law, X. Zhong, and A. Bermak, "A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 61, No. 11, pp. 3085-3093, 2014.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
오픈액세스 학술지에 출판된 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.