최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society, v.34 no.9, 2015년, pp.1455 - 1466
Jaeil Lim (Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea) , Hyunyul Lim (Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea) , Sungho Kang (Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea)
The 3-D integrated dynamic random-access memory (DRAM) structure with a processor is being widely studied due to advantages, such as a large band-width and data communication power reduction. In these structures, the massive heat generation of the processor results in a high operating temperature an...
Lewyn, Lanny L., Ytterdal, Trond, Wulff, Carsten, Martin, Kenneth. Analog Circuit Design in Nanoscale CMOS Technologies. Proceedings of the IEEE, vol.97, no.10, 1687-1714.
Souri, K., Makinwa, K. A. A..
A 0.12 mm
2 GB x16 x32 Mobile LPDDR2 SDRAM S4 Features 2010
Various Methods of DRAM Refresh 1999
Jong Sung Lee, Skadron, K., Sung Woo Chung. Predictive Temperature-Aware DVFS. IEEE transactions on computers, vol.59, no.1, 127-133.
Sharifi, S, Rosing, T S. Accurate Direct and Indirect On-Chip Temperature Sensing for Efficient Dynamic Thermal Management. IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society, vol.29, no.10, 1586-1599.
Tobita, Takao, Kasahara, Hironori. A standard task graph set for fair evaluation of multiprocessor scheduling algorithms. Journal of scheduling, vol.5, no.5, 379-394.
Proc IEEE Int Solid-State Circuits Conf (ISSCC) A 1.2 GHz Alpha microprocessor with 44.8 GB/s chip pin bandwidth jain 2001 240
Nawathe, U.G., Hassan, M., Yen, K.C., Kumar, A., Ramachandran, A., Greenhill, D.. Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip. IEEE journal of solid-state circuits, vol.43, no.1, 6-20.
Souri, K., Youngcheol Chae, Makinwa, K. A. A..
A CMOS Temperature Sensor With a Voltage-Calibrated Inaccuracy of
Proc Int Symp Comput Archit (ISCA) RAIDR: Retention-aware intelligent DRAM refresh liu 2012 10.1145/2366231.2337161 1
Young-Jae An, Kyungho Ryu, Dong-Hoon Jung, Seung-Han Woo, Seong-Ook Jung. An Energy Efficient Time-Domain Temperature Sensor for Low-Power On-Chip Thermal Management. IEEE sensors journal, vol.14, no.1, 104-110.
Proc Design Autom Test Eur Conf Exhibition (DATE) Energy optimization in 3D MPSoCs with wide-I/O DRAM using temperature variation aware bank-wise refresh sadri 2014 1
Calculating Memory System Power for DDR3 2007
2 GB x16 x32 Mobile LPDDR2 SDRAM S4 Features 2011
Nangate 45nm open cell library 2008
Austin, T., Larson, E., Ernst, D.. SimpleScalar: an infrastructure for computer system modeling. Computer, vol.35, no.2, 59-67.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.