다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IEEE transactions on computers, v.65 no.10, 2016년, pp.3027 - 3040
Wongyu Shin , Jungwhan Choi , Jaemin Jang , Jinwoong Suh , Youngsuk Moon , Yongkee Kwon , Lee-Sup Kim
AI-Helper
It is widely known that relatively long DRAM latency forms a bottleneck in computing systems. However, DRAM vendors are strongly reluctant to decrease DRAM latency due to the additional manufacturing cost. Therefore, we set our goal to reduce DRAM latency without any modification in the existing DRA...
Proc IEEE 11th Int Symp High-Perform Comput Archit A performance comparison of DRAM memory system optimizations for SMT processors zhu 0 213
10.1109/RTSS.2013.44
10.1145/2485922.2485930
DDR3 SDRAM Specification 2010
10.1109/HPCA.2012.6168944
10.1145/2429384.2429399
10.1109/ISCA.2012.6237032
10.1145/1669112.1669155
10.1109/HPCA.2015.7056057
Proc IEEE 19th Int Symp High Perform Comput Archit Tiered-latency DRAM: A low latency and low cost DRAM architecture lee 0 615
Proc 40th Annu Int Symp Comput Archit An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms liu 0 60
10.1109/CIT.2009.120
0
Memory device and method having reduced-power self-refresh mode blodgett 2013
10.1109/HPCA.2013.6522356
0
Memory Systems (Cache DRAM Disk) jacob 2008
10.1109/MICRO.2010.42
10.1109/9780470544426
10.1145/2749469.2750402
Proc IEEE Des Autom Test Eur Conf Exhib Exploiting expendable process-margins in DRAMs for run-time performance optimization chandrasekar 0 1
0
Kun Fang, Hongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zhu. Mini-Rank: A Power-EfficientDDRx DRAM Memory Architecture. IEEE transactions on computers, vol.63, no.6, 1500-1512.
0
Shuai Mu, Yandong Deng, Yubei Chen, Huaiming Li, Jianming Pan, Wenjun Zhang, Zhihua Wang. Orchestrating Cache Management and Memory Scheduling for GPGPU Applications. IEEE transactions on very large scale integration (VLSI) systems, vol.22, no.8, 1803-1814.
Mutlu, Onur, Moscibroda, Thomas. Parallelism-Aware Batch Scheduling : Enhancing both Performance and Fairness of Shared DRAM Systems. Computer architecture news, vol.36, no.3, 63-74.
10.1109/MICRO.2007.21
10.1145/339647.339668
O, Seongil, Son, Young Hoon, Kim, Nam Sung, Ahn, Jung Ho. Row-buffer decoupling : a case for low-latency DRAM microarchitecture. Computer architecture news, vol.42, no.3, 337-348.
10.1145/2485922.2485955
10.1109/HPCA.2014.6835956
해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.