다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IEEE transactions on electron devices, v.65 no.3, 2018년, pp.881 - 887
Jaiswal, Nivedita (Low Power Nanoelectronics Research Group, Discipline of Electrical Engineering, IIT Indore, Indore, India) , Kranti, Abhinav (Low Power Nanoelectronics Research Group, Discipline of Electrical Engineering, IIT Indore, Indore, India)
AI-Helper
In this paper, we investigate the impact of gate–source/drain underlap on short-channel behavior of junctionless (JL) transistor through a quasi-analytical model and 2-D numerical simulations. The proposed five-region model for potential is developed for the symmetric mode operation of double...
Duarte, J. P., Moon-Seok Kim, Sung-Jin Choi, Yang-Kyu Choi. A Compact Model of Quantum Electron Density at the Subthreshold Region for Double-Gate Junctionless Transistors. IEEE transactions on electron devices, vol.59, no.4, 1008-1012.
Colinge, J.-P., Alderman, J.C., Xiong, Weize, Cleavelin, C.R.. Quantum-mechanical effects in trigate SOI MOSFETs. IEEE transactions on electron devices, vol.53, no.5, 1131-1136.
Kranti, Abhinav, Alastair Armstrong, G.. Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs: Analytical model and design considerations. Solid-state electronics, vol.50, no.3, 437-447.
Jin, X., Liu, X., Kwon, H.I., Lee, J.H., Lee, J.H.. A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure. Solid-state electronics, vol.82, 77-81.
Chiang, Te-Kuang. A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs. IEEE transactions on electron devices, vol.59, no.9, 2284-2289.
Jazaeri, F., Barbut, L., Koukab, A., Sallese, J.M.. Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime. Solid-state electronics, vol.82, 103-110.
Jae Hur, Ji-Min Choi, Jong-Ho Woo, Hyunjae Jang, Yang-Kyu Choi. A Generalized Threshold Voltage Model of Tied and Untied Double-Gate Junctionless FETs for a Symmetric and Asymmetric Structure. IEEE transactions on electron devices, vol.62, no.9, 2710-2716.
Xie, Qian, Wang, Zheng, Taur, Yuan. Analysis of Short-Channel Effects in Junctionless DG MOSFETs. IEEE transactions on electron devices, vol.64, no.8, 3511-3514.
Holtij, Thomas, Graef, Michael, Hain, Franziska Marie, Kloes, Alexander, Iniguez, Benjamn. Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs. IEEE transactions on electron devices, vol.61, no.2, 288-299.
Avila-Herrera, F., Cerdeira, A., Paz, B.C., Estrada, M., Iniguez, B., Pavanello, M.A.. Compact model for short-channel symmetric double-gate junctionless transistors. Solid-state electronics, vol.111, 196-203.
Gnudi, A., Reggiani, S., Gnani, E., Baccarani, G.. Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors. IEEE transactions on electron devices, vol.60, no.4, 1342-1348.
Xiao, Ying, Lin, Xinnan, Lou, Haijun, Zhang, Baili, Zhang, Lining, Chan, Mansun. A Short Channel Double-Gate Junctionless Transistor Model Including the Dynamic Channel Boundary Effect. IEEE transactions on electron devices, vol.63, no.12, 4661-4667.
Ferain, Isabelle, Colinge, Cynthia A., Colinge, Jean-Pierre. Multigate transistors as the future of classical metal？?oxide？?semiconductor field-effect transistors. Nature, vol.479, no.7373, 310-316.
Lee, Chi-Woo, Ferain, Isabelle, Afzalian, Aryan, Yan, Ran, Akhavan, Nima Dehdashti, Razavi, Pedram, Colinge, Jean-Pierre. Performance estimation of junctionless multigate transistors. Solid-state electronics, vol.54, no.2, 97-103.
Numerical Recipes in C The Art of Scientific Computing Integration of functions press 1997 130
Colinge, Jean-Pierre, Lee, Chi-Woo, Ferain, Isabelle, Akhavan, Nima Dehdashti, Yan, Ran, Razavi, Pedram, Yu, Ran, Nazarov, Alexei N., Doria, Rodrigo T.. Reduced electric field in junctionless transistors. Applied physics letters, vol.96, no.7, 073510-.
Parihar, Mukta Singh, Ghosh, Dipankar, Kranti, Abhinav. Ultra Low Power Junctionless MOSFETs for Subthreshold Logic Applications. IEEE transactions on electron devices, vol.60, no.5, 1540-1546.
Atlas User Manual 2015
Colinge, Jean-Pierre, Kranti, Abhinav, Yan, Ran, Ferain, Isabelle, Dehdashti Akhavan, Nima, Razavi, Pedram, Lee, Chi-Woo, Yu, Ran, Colinge, Cindy. A Simulation Comparison between Junctionless and Inversion-Mode MuGFETs. ECS transactions, vol.35, no.5, 63-72.
10.1109/IEDM.2003.1269371
Parihar, Mukta Singh, Kranti, Abhinav. Revisiting the doping requirement for low power junctionless MOSFETs. Semiconductor science and technology, vol.29, no.7, 075006-.
Colinge, Jean-Pierre, Lee, Chi-Woo, Afzalian, Aryan, Akhavan, Nima Dehdashti, Yan, Ran, Ferain, Isabelle, Razavi, Pedram, O'Neill, Brendan, Blake, Alan, White, Mary, Kelleher, Anne-Marie, McCarthy, Brendan, Murphy, Richard. Nanowire transistors without junctions. Nature nanotechnology, vol.5, no.3, 225-229.
Trivedi, V.P., Fossum, J.G., Chowdhury, M.M.. Nanoscale FinFETs With Gate-Source/Drain Underlap. IEEE transactions on electron devices, vol.52, no.1, 56-62.
Appl Phys Lett Junctionless multigate field-effect transistor lee 2009 10.1063/1.3079411 94 53511
Singh, Balraj, Gola, Deepti, Singh, Kunal, Goel, Ekta, Kumar, Sanjay, Jit, Satyabrata. 2-D Analytical Threshold Voltage Model for Dielectric Pocket Double-Gate Junctionless FETs by Considering Source/Drain Depletion Effect. IEEE transactions on electron devices, vol.64, no.3, 901-908.
Suzuki, K., Tanaka, T., Tosaka, Y., Horie, H., Arimoto, Y.. Scaling theory for double-gate SOI MOSFET's. IEEE transactions on electron devices, vol.40, no.12, 2326-2329.
Young, K.K.. Short-channel effect in fully depleted SOI MOSFETs. IEEE transactions on electron devices, vol.36, no.2, 399-402.
Fundamentals of Modern VLSI Devices Basic device physics taur 2009 30
Mohammadi, Saeed, Khaveh, Hamid Reza Tajik. An Analytical Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions and the Channel Mobile Charge Carriers. IEEE transactions on electron devices, vol.64, no.3, 1276-1284.
Liang, Xiaoping, Taur, Yuan. A 2-D analytical solution for SCEs in DG MOSFETs. IEEE transactions on electron devices, vol.51, no.9, 1385-1391.
Chen, Qiang, Harrell II, E.M., Meindl, J.D.. A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs. IEEE transactions on electron devices, vol.50, no.7, 1631-1637.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.