$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device and a method of producing the same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-039/02
출원번호 US-0462060 (1983-01-28)
우선권정보 JP-0016230 (1982-02-05); JP-0016231 (1982-02-05)
발명자 / 주소
  • Murakami Gen (Machida JPX) Gappa Takeshi (Ohme JPX)
출원인 / 주소
  • Hitachi, Ltd. (Tokyo JPX 03)
인용정보 피인용 횟수 : 31  인용 특허 : 14

초록

A semiconductor device comprising a package base whose material is glass epoxy or the like, a plurality of leads which are formed in a manner to extend from the front surface to the rear surface of the package base, a semiconductor element which is fastened to the package base and which is electrica

대표청구항

A semiconductor device comprising: a base having a front surface, rear surface and side surface, said side surface extending between the front surface and the rear surface, said side surface being nonplanar and having portions which are indented into the base, said front surface being formed in the

이 특허에 인용된 특허 (14)

  1. Hightower Angus W. (Richardson TX) Smith Reginald W. (Arlington TX) Orcutt John W. (Garland TX), Carrier for integrated circuit.
  2. Breedlove James G. (Burnsville MN), Conductively coated embossed articles.
  3. Gogal John F. (Lebanon NJ), Double cavity semiconductor chip carrier.
  4. Noyori Masaharu (Neyagawa JPX) Fujimoto Hiroaki (Neyagawa JPX), Electronics circuit device and method of making the same.
  5. Hayakawa Masao (Kyoto JPX) Maeda Takamichi (Yamatokoriyama JPX) Kumura Masao (Nara JPX), Flat shaped semiconductor encapsulation.
  6. Grossman Norman J. (Malibu CA) Linder Jacques F. (Palos Verdes Peninsula CA), Heat conductive mounting and connection of semiconductor chips in micro-circuitry on a substrate.
  7. Inoue Yukihiro (Kashihara JPX), Installation of a semiconductor chip on a glass substrate.
  8. Walker John C. (Kanata CAX) Thumm Manfred (Nepean CAX), Lead frame for leaded semiconductor chip carriers.
  9. Grabbe ; Dimitry G., Method for packaging hermetically sealed integrated circuit chips on lead frames.
  10. Hayakawa Masao (Kyoto JPX) Maeda Takamichi (Yamatokoriyama JPX) Kumura Masao (Nara JPX), Multi-lead frame member with means for limiting mold spread.
  11. Shirasaki Yuzo (Tokorozawa JPX), Package for an integrated circuit having a container with support bars.
  12. Orcutt John W. (Garland TX), Plastic surface mounted high pinout integrated circuit package.
  13. Orcutt John W. (Garland TX) Hightower Angus W. (Richardson TX) Smith Reginald W. (Arlington TX), Stacked interdigitated lead frame assembly.
  14. Reid Gilbert R. (Norristown PA), Tape automated wire bonded integrated circuit chip assembly.

이 특허를 인용한 특허 (31)

  1. Yamamoto Hiroshi (Ibaragi JPX), Arrangement of a semiconductor device for use in a card.
  2. Mostafazadeh Shahram ; Smith Joseph O., Ball grid array package with enhanced thermal and electrical characteristics and electronic device incorporating same.
  3. Thomas P. Glenn, Electromagnetic interference shield device with conductive encapsulant and dam.
  4. Igor Y. Khandros ; Thomas H. Distefano, Face-up semiconductor chip assemblies.
  5. Eng Kian Teng,SGX ; Chan Min Yu,SGX ; Goh Jing Sua,SGX ; Low Siu Waf,SGX, Flexible pin location integrated circuit package.
  6. Glenn Thomas P., Integrated circuit package employing a transparent encapsulant.
  7. Solstad Russell V. (St. Paul MN), Integrated circuit packaging process and structure.
  8. Huber Michael,DEX ; Stampka Peter,DEX ; Houdeau Detlef,DEX ; Fischer Jurgen,DEX ; Heitzer Josef,DEX ; Graf Helmut,DEX, Method for producing a carrier element for semiconductor chips.
  9. Seki Masaaki,JPX ; Sono Michio,JPX ; Yamaguchi Ichiro,JPX ; Mitobe Kazuhiko,JPX ; Hai Lim Cheang,JPX ; Otake Koki,JPX ; Abe Susumu,JPX ; Kasai Junichi,JPX ; Sakuma Masao,JPX ; Suzuki Yoshimi,JPX ; Sh, Method for producing a semiconductor device, base member for semiconductor device and semiconductor device unit.
  10. Wright John O. (Warren PA), Method of forming a two piece chip carrier.
  11. Thomas P. Glenn, Method of making a plastic package for an optical integrated circuit device.
  12. Glenn, Thomas P., Method of making an electromagnetic interference shield device.
  13. Glenn Thomas P., Method of making an integrated circuit package employing a transparent encapsulant.
  14. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  15. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  16. Clark Minh-Hien N. (Austin TX) Sloan James W. (Austin TX), Pad array semiconductor device.
  17. Heckman, James Kent; Shermer, Stephen Gregory, Placement template and method for placing optical dies.
  18. Glenn Thomas P., Plastic package for an optical integrated circuit device and method of making.
  19. Nakao Shin (Itami JPX), Semiconductor device.
  20. Taniguchi Yoshikuni,JPX ; Sogo Keiko,JPX, Semiconductor device and method for producing the same.
  21. Miyamoto Keiji (Ibaragi JPX) Nakamura Atsushi (Kokubuji JPX) Satoh Tsuneo (Tachikawa JPX) Kojima Kazuo (Tokorozawa JPX) Morita Masayuki (Hinode JPX), Semiconductor device and method of manufacturing thereof.
  22. Miyamoto Keiji (Ibaragi JPX) Nakamura Atsushi (Kokubunji JPX) Satoh Tsuneo (Tachikawa JPX) Kojima Kazuo (Tokorozawa JPX) Morita Masayuki (Tokyo JPX), Semiconductor device and method of manufacturing thereof.
  23. Masuri Kenji,JPX ; Hosoi Yoshihiro,JPX ; Kojima Hisashi,JPX ; Imuta Kazuhito,JPX ; Matsumoto Hiroshi,JPX, Semiconductor device having improved heat resistance.
  24. Moriyama Yoshifumi,JPX, Semiconductor device package having end-face halved through-holes and inside-area through-holes.
  25. Seki Masaaki,JPX ; Sono Michio,JPX ; Yamaguchi Ichiro,JPX ; Mitobe Kazuhiko,JPX ; Hai Lim Cheang,JPX ; Otake Koki,JPX ; Abe Susumu,JPX ; Kasai Junichi,JPX ; Sakuma Masao,JPX ; Suzuki Yoshimi,JPX ; Sh, Semiconductor device, base member for semiconductor device and semiconductor device unit.
  26. Glenn Thomas P., Shielded surface acoustical wave package.
  27. Lee Chun-Chi,TWX ; Lo Kuang-Lin,TWX ; Chou Kuang-Chwn,TWX ; Chen Shih-Chih,TWX, Stacked structure of semiconductor package.
  28. Thomas P. Glenn, Surface acoustical wave flip chip.
  29. Peterson, Kenneth A.; Conley, William R., Temporary coatings for protection of microelectronic devices during packaging.
  30. Jeanice Glenn; Di Caprio, Vincent; Webster, Steven; Glenn, Thomas P., Thin integrated circuit package having an optically transparent window.
  31. Shim Il Kwon,KRX ; Heo Young Wook,KRX, Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로