PFM-PWM DC-DC converter providing DC offset correction to PWM error amplifier and equalizing regulated voltage conditions when transitioning between PFM and PWM modes
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G05F-001/40
G05F-001/10
G05F-001/56
H02H-007/00
출원번호
US-0422465
(2006-06-06)
등록번호
US-7382114
(2008-06-03)
발명자
/ 주소
Groom,Terry J.
출원인 / 주소
Intersil Americas Inc.
대리인 / 주소
Fogg & Powers LLC
인용정보
피인용 횟수 :
27인용 특허 :
4
초록▼
To prevent a voltage glitch in the regulated DC output voltage of a PWM/PFM DC-DC converter when switching between PFM and PMW modes, the error amplifier of the converter's PWM regulation path is provided with a DC voltage offset correction mechanism. This mechanism "zeros-out" DC voltage offsets th
To prevent a voltage glitch in the regulated DC output voltage of a PWM/PFM DC-DC converter when switching between PFM and PMW modes, the error amplifier of the converter's PWM regulation path is provided with a DC voltage offset correction mechanism. This mechanism "zeros-out" DC voltage offsets that may be present in the voltage regulation path, thereby enabling the error amplifier to accurately regulate the converter's output voltage. When the converter transitions between PFM and PWM modes, the DC offset correction mechanism establishes initial conditions of the error amplifier that effectively ensure that the converter's regulated output voltage at the beginning of a new "switched-to" PWM mode cycle is DC offset-free.
대표청구항▼
What is claimed: 1. A multi-mode DC-DC converter for supplying a regulated DC output voltage to a load comprising: an output power switching stage having upper and lower power switches coupled between an input voltage terminal and a reference voltage terminal and having a common node therebetween c
What is claimed: 1. A multi-mode DC-DC converter for supplying a regulated DC output voltage to a load comprising: an output power switching stage having upper and lower power switches coupled between an input voltage terminal and a reference voltage terminal and having a common node therebetween coupled by way of an output inductor to an output node from which said regulated DC output voltage is supplied; a control circuit for controlling switching of said upper and lower power switches of said output power switching stage for respectively different modes of operation of said multi-mode DC-DC converter in accordance with respectively different switching control signals applied thereto; a plurality of switching control signal generators, which are operative to generate said respectively different switching control signals, in response to which said control circuit controls switching of said upper and lower power switches of said output power switching stage during said respectively different modes of operation of said multi-mode DC-DC converter; and a mode transition control circuit, coupled with said plurality of switching control signal generators, and being operative to prevent an anomaly in said DC output voltage at a transition between respectively different modes of operation of said multi-mode DC-DC converter. 2. The multi-mode DC-DC converter according to claim 1, wherein said mode transition control circuit is operative to prevent the occurrence of a DC voltage offset in said DC output voltage at said transition between respectively different modes of operation of said multi-mode DC-DC converter. 3. The multi-mode DC-DC converter according to claim 1, wherein said respectively different modes of operation of said multi-mode DC-DC converter correspond to continuous conduction mode (CCM) operation and discontinuous conduction mode (DCM) operation, and wherein said mode transition control circuit is operative to prevent the occurrence of a DC voltage offset in said DC output voltage at a transition from DCM mode operation to CCM mode operation of said multi-mode DC-DC converter. 4. The multi-mode DC-DC converter according to claim 1, wherein said respectively different modes of operation of said multi-mode DC-DC converter correspond to pulse width modulation (PWM) mode and pulse frequency modulation (PFM) mode, and wherein said mode transition control circuit is operative to prevent the occurrence of a DC voltage offset in said DC output voltage at a transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter. 5. The multi-mode DC-DC converter according to claim 4, wherein said plurality of switching control signal generators include a PWM waveform generator which is operative to control the pulse width of a PWM waveform supplied thereby to said control circuit in accordance with a prescribed relationship between said regulated DC output voltage and a reference voltage, and a PFM waveform generator which is operative to control the pulse frequency of said PFM waveform supplied thereby to said control circuit in accordance with a prescribed relationship between said regulated DC output voltage and said reference voltage; and wherein said mode transition control circuit is operative to establish an electrical parameter of said PWM waveform generator that is effective to prevent said DC voltage offset in said DC output voltage, at the time of said transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter. 6. The multi-mode DC-DC converter according to claim 5, wherein said PWM waveform generator includes an error amplifier, and wherein said mode transition control circuit is operative to establish an electrical parameter of said error amplifier, at the time of said transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter, that is effective to compensate for one or more DC offset voltages in a voltage regulation path of said PWM waveform generator, and thereby equalize the value of said DC output voltage at the beginning of a PWM mode of operation of said converter with the value of said DC output voltage at the end of an immediately previous PFM mode of operation of said converter. 7. The multi-mode DC-DC converter according to claim 6, wherein said error amplifier comprises an integrating error amplifier, and wherein said mode transition control circuit includes a DC offset voltage correction circuit, that is operative to place a DC offset correction voltage across said integrating error amplifier at the time of said transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter, that is effective to compensate for said one or more DC offset voltages in said voltage regulation path of said PWM waveform generator. 8. The multi-mode DC-DC converter according to claim 7, wherein said DC offset voltage correction circuit is operative, during a PFM mode of operation of said converter, to store information representative of said DC offset correction voltage as placed across said integrating error amplifier during an immediately preceding PWM mode of operation of said converter and, in response to a transition from said PFM mode of operation to a new PWM mode of operation of said converter, to place a DC offset correction voltage across said integrating error amplifier in accordance with said information. 9. The multi-mode DC-DC converter according to claim 7, wherein said PWM waveform generator includes a transconductance amplifier coupled to the output of said error amplifier, and wherein said DC offset voltage correction circuit is operative to inject, into the output of said transconductance amplifier, a current representative of said DC offset correction voltage across, and which is reflected back across inputs of said transimpedance amplifier as said DC offset correction voltage, so as to be placed thereby across and charge an integrating capacitor of said integrating error amplifier. 10. The multi-mode DC-DC converter according to claim 9, wherein said DC offset voltage correction circuit includes an up/down counter that is controllably incremented or decremented, based upon the polarity of the voltage differential across said integrating error amplifier, by transitions from PFM to PWM mode of operation of said converter, and a current generator, which is operative to generate said current in accordance with the count value of said up/down counter. 11. The multi-mode DC-DC converter according to claim 10, wherein said DC offset voltage correction circuit further includes an N-bit counter, which is operative, in response to the number of times that said up/down counter switches back and forth between an increment and a decrement condition reaching a prescribed number, to prevent further operation of said up/down counter by PWM mode transitions, so that the value of said current is fixed by the count value of said up/down counter. 12. A method of controlling the operation of a multi-mode DC-DC converter for supplying a regulated DC output voltage to a load, said multi-mode DC-DC converter including an output power switching stage having upper and lower power switches coupled between an input voltage terminal and a reference voltage terminal and having a common node therebetween coupled by way of an output inductor to an output node from which said regulated DC output voltage is supplied, a control circuit for controlling switching of said upper and lower power switches of said output power switching stage for respectively different modes of operation of said multi-mode DC-DC converter in accordance with respectively different switching control signals applied thereto, and a plurality of switching control signal generators, which are operative to generate said respectively different switching control signals, in response to which said control circuit controls switching of said upper and lower power switches of said output power switching stage during said respectively different modes of operation of said multi-mode DC-DC converter, said method comprising the steps of: (a) monitoring an electrical parameter of one of said plurality of switching control signal generators; and (b) in the course of a transition between respectively different modes of operation of said converter, controlling the operation of said one of said plurality of switching control signal generators, in accordance with the electrical parameter monitored in step (a) so as to prevent an anomaly in said DC output voltage for said respectively different modes of operation of said converter. 13. The method according to claim 12, wherein said respectively different modes of operation of said multi-mode DC-DC converter correspond to continuous conduction mode (CCM) operation and discontinuous conduction mode (DCM) operation, and wherein step (b) comprises controlling the operation of said one of said plurality of switching control signal generators, in accordance with the electrical parameter monitored in step (a) so as to prevent the occurrence of a DC voltage offset in said DC output voltage at a transition from DCM mode operation to CCM mode operation of said multi-mode DC-DC converter. 14. The method according to claim 12, wherein said respectively different modes of operation of said multi-mode DC-DC converter correspond to pulse width modulation (PWM) mode and pulse frequency modulation (PFM) mode, and wherein step (b) comprises controlling the operation of said one of said plurality of switching control signal generators, in accordance with the electrical parameter monitored in step (a) so as to prevent the occurrence of a DC voltage offset in said DC output voltage at a transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter. 15. The method according to claim 14, wherein said plurality of switching control signal generators include a PWM waveform generator which is operative to control the pulse width of a PWM waveform supplied thereby to said control circuit in accordance with a prescribed relationship between said regulated DC output voltage and a reference voltage, and a PFM waveform generator which is operative to control the pulse frequency of said PFM waveform supplied thereby to said control circuit in accordance with a prescribed relationship between said regulated DC output voltage and said reference voltage; and wherein step (b) comprises compensating for the value of the electrical parameter of said PWM waveform generator monitored in step (a), so as to prevent said DC voltage offset in said DC output voltage, at the time of said transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter. 16. The method according to claim 15, wherein said PWM waveform generator includes an error amplifier, and wherein step (b) comprises establishing the value of said electrical parameter of said error amplifier, at the time of said transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter, that is effective to compensate for one or more DC offset voltages in a voltage regulation path of said PWM waveform generator, and thereby equalize the value of said DC output voltage at the beginning of a PWM mode of operation of said converter with the value of said DC output voltage at the end of an immediately previous PFM mode of operation of said converter. 17. The method according to claim 16, wherein said error amplifier comprises an integrating error amplifier, and wherein step (b) comprises placing a DC offset correction voltage across said integrating error amplifier at the time of said transition from PFM mode operation to PWM mode operation of said multi-mode DC-DC converter, so as to compensate for said one or more DC offset voltages in said voltage regulation path of said PWM waveform generator. 18. The method according to claim 17, wherein step (b) comprises storing, during a PFM mode of operation of said converter, information representative of said DC offset correction voltage as placed across said integrating error amplifier during an immediately preceding PWM mode of operation of said converter and, in response to a transition from said PFM mode of operation to a new PWM mode of operation of said converter, placing a DC offset correction voltage across said integrating error amplifier in accordance with said information. 19. The method according to claim 17, wherein said PWM waveform generator includes a transconductance amplifier coupled to the output of said error amplifier, and wherein step (b) comprises injecting, into the output of said transconductance amplifier, a current representative of said DC offset correction voltage across, so that said current is reflected back across inputs of said transimpedance amplifier as said DC offset correction voltage, so as to be placed thereby across and charge an integrating capacitor of said integrating error amplifier. 20. For use with a pulse width modulation (PWM) mode to pulse frequency modulation (PFM) mode DC-DC converter for supplying a regulated DC output voltage to a load, said PWM mode to PFM mode DC-DC converter including an output power switching stage having upper and lower power switches coupled between an input voltage terminal and a reference voltage terminal and having a common node therebetween coupled by way of an output inductor to an output node from which said regulated DC output voltage is supplied; a control circuit for controlling switching of said upper and lower power switches of said output power switching stage for said PWM and PFM modes of operation of said converter in accordance with respective PWM and PFM switching control signals applied thereto; and PWM and PFM switching control signal generators, which are operative to respectively generate PWM and PFM switching control signals, in response to which said control circuit controls switching of said upper and lower power switches of said output power switching stage during said PWM and PFM modes of operation of said converter, said PWM switching control signal generator including an error amplifier; the improvement comprising: a DC offset voltage correction circuit, that is coupled with said error amplifier, and is operative to place a DC offset correction voltage across said error amplifier at the time of said transition from PFM mode operation to PWM mode operation of said converter, that is effective to compensate for one or more DC offset voltages in a voltage regulation path of said PWM waveform generator.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (4)
Muska,Michael J.; Travaglini,Dominick F., Dual-mode converter with linear and comparative feedback modes.
Causse, Olivier; Henrique, Fernandes, Converter and method which remains biased for operation in the pulse frequency modulation mode and pulse width modulation mode.
Granat, Stanley M.; Whitney, Fred; Romeu, Jorge-Luis B.; Trask, Russell S., Method and means to combine pulse width modulation level control, full resonance and zero voltage switching for switched mode power supplies.
Zafarana, Alessandro; Zambetti, Osvaldo Enrico; Cappelletti, Andrea, Method for controlling a voltage regulator, in particular a converter of the multiphase interleaving type and corresponding controller.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.