An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging lay
An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and semiconductor circuitry formed over the first generally planar surface, at least one chip scale packaging layer formed over the semiconductor circuitry and the first generally planar surface, an insulation layer formed over the second generally planar surface and the edge surfaces and at least one electrical conductor formed directly on the insulation layer overlying the second generally planar surface, the at least one electrical conductor being connected to the circuitry by at least one pad formed directly on the first generally planar surface.
대표청구항▼
The invention claimed is: 1. An integrally packaged optronic integrated circuit device comprising: an integrated circuit die comprising: a substrate having first and second generally planar surfaces and edge surfaces extending away from said first or said second generally planar surface; optronic s
The invention claimed is: 1. An integrally packaged optronic integrated circuit device comprising: an integrated circuit die comprising: a substrate having first and second generally planar surfaces and edge surfaces extending away from said first or said second generally planar surface; optronic semiconductor circuitry between said first and second generally planar surfaces; at least one packaging layer overlying said semiconductor circuitry and said first generally planar surface; and first and second electrical conductors overlying said second generally planar surface, said first and second electrical conductors being connected to said circuitry by first and second pads on said first generally planar surface wherein the first and second pads comprise projecting portions extending beyond one of said edge surfaces, said electrical conductors contacting said projecting portions of said pads. 2. An integrally packaged optronic integrated circuit device comprising: an integrated circuit die comprising: a substrate having first and second generally planar surfaces and edge surfaces extending away from said first or said second generally planar surfaces, and optronic semiconductor circuitry between said first and second generally planar surfaces; at least one packaging layer overlying said semiconductor circuitry and said first generally planar surface; and first and second electrical conductors overlying one of said edge surfaces, said first and second electrical conductors being connected to said circuitry by first and second pads on said first generally planar surface, wherein the first and second pads comprise projecting portions extending beyond said one of said edge surfaces, said electrical conductors contacting said projecting portions of said pads. 3. An integrally packaged integrated circuit device according to claim 1 or claim 2, wherein said at least one packaging layer is formed of at least one of glass, quartz and sapphire. 4. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising an insulation layer formed over said second generally planar surface and said edge surfaces and underlying at least one of said electrical conductors. 5. An integrally packaged optronic integrated circuit device according to claim 4, wherein said insulation layer comprises a mechanically conforming layer. 6. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, wherein said electrical conductors are connected to said pads via portions of said electrical conductors which extend generally parallel to and in touching electrical engagement with planar surfaces of said projecting portions of said pads. 7. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, wherein said at least one packaging layer is adhered to said first generally planar surface by a bonding layer. 8. An integrally packaged optronic integrated circuit device according to claim 7, wherein said bonding layer has spectral filter functionality. 9. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising at least one spectral filter associated with at least a portion of a radiation transparent protective surface of said packaged optronic integrated surface device. 10. An integrally packaged optronic integrated circuit device according to claim 9, wherein said radiation transparent protective surface comprises at least one of a top surface and an edge surface. 11. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising color array filters. 12. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising at least one lens integrally formed on a transparent protective surface thereof. 13. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, wherein said at least one packaging layer comprises at least one lens. 14. An integrally packaged optronic integrated circuit device according to claim 12, wherein said at least one lens is maintained at a precisely fixed distance with respect to said optronic semiconductor circuitry. 15. An integrally packaged optronic integrated circuit device according to claim 13, wherein said at least one lens is maintained at a precisely fixed distance with respect to said optronic semiconductor circuitry. 16. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising light coupling bumps formed on a transparent protective surface thereof. 17. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising a waveguide and other optical components formed on a transparent protective surface thereof. 18. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising an optical grating formed onto a transparent protective surface thereof. 19. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising a polarizer integrated therewith. 20. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, further comprising a trench formed between different elements on said integrated circuit die. 21. An integrally packaged optronic integrated circuit device according to claim 1 or claim 2, wherein said substrate and said at least one packaging layer define at least one gap therebetween. 22. An integrally packaged integrated circuit device comprising: an integrated circuit die comprising: a substrate having first and second generally planar surfaces and edge surfaces extending away from said first or said second generally planar surfaces, and semiconductor circuitry between said first and second generally planar surfaces; at least one packaging layer overlying said semiconductor circuitry and said first generally planar surface; and first and second electrical conductors overlying said second generally planar surface, said first and second electrical conductors being connected to said circuitry by first and second pads on said first generally planar surface, wherein the first and second pads comprise projecting portions extending beyond one of said edge surfaces, said electrical conductors contacting said projecting portions of said pads. 23. An integrally packaged integrated circuit device comprising: an integrated circuit die comprising: a substrate having first and second generally planar surfaces and edge surfaces extending away from said first or said second generally planar surfaces, and semiconductor circuitry between said first and second generally planar surfaces; at least one packaging layer overlying said semiconductor circuitry and said first generally planar surface; and first and second electrical conductors overlying one of said edge surfaces, said first and second electrical conductors being connected to said circuitry by first and second pads on said first generally planar surface, wherein the first and second pads comprise projecting portions extending beyond said one of said edge surfaces, said electrical conductors contacting said projecting portions of said pads.
Reisman Arnold (Raleigh NC) Osburn Carlton M. (Cary NC) Hwang Lih-Tyng (Raleigh NC) Narayan Jagdish (Raleigh NC), Apparatus for mounting a semiconductor chip and making electrical connections thereto.
Laureanti Steven J. ; Michaud Russ ; Neitiniemi Jukka-Pekka ; Saukko Kari, Apparatus, and associated method, for shielding emi-generative components of an electrical device.
Brathwaite George A. (Hayward CA) Ramirez German J. (Antioch CA) Holmes Michael A. (Ripon CA) Hoffman Paul R. (Modesto CA) Liang Dexin (Modesto CA), Chamfered electronic package component.
Park Chul Ho (Chungcheongbuk-do KRX) Shim Jin Seop (Chungcheongbuk-do KRX) Song Kwang Bok (Seoul KRX), Color charge-coupled device and method of manufacturing the same.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Connection components with frangible leads and bus.
Weekamp, Johannus Wilhelmus; Jorritsma, Jorrit; Tijssen, Edwin Petrus Alois Maria; De Samber, Marc Andre, Electronic device having an electronic component with a multi-layer cover, and method.
Horton Raymond Robert ; Lanzetta Alphonso Philip ; Milewski Joseph Maryan ; Mok Lawrence S. ; Montoye Robert Kevin ; Shaukatulla Hussain, Electronic package with interconnected chips.
Wojnarowski Robert J. (Ballston Lake NY) Gorczyca Thomas B. (Schenectady NY), Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers.
Wojnarowski Robert John (Ballston Lake NY) Gorczyca Thomas Bert (Schenectady NY), Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers.
Ueda Kazuhiko,JPX, Image pickup apparatus fabrication method thereof image pickup adaptor apparatus signal processing apparatus signal processing method thereof information processing apparatus and information processi.
Kossives Dean P. ; Lotfi Ashraf W. ; Schneemeyer Lynn F. ; Steigerwald Michael L. ; Van Dover R. Bruce, Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor.
Michael G. Kelly ; James-Yu Chang ; Gary Dean Sasser ; Andrew Arthur Hunter GB; Cheng-Cheng Chang, Integrated circuit packaging for optical sensor devices.
Harvey Ian Robert ; Ehman Michael Frederick ; Harvey Malcolm Randall ; Stephenson James Craig, Integrated inductive components and method of fabricating such components.
Mebane Janet E. (San Diego CA) Chan Lawrence W. (San Diego CA) La Duong T. (San Diego CA) Nevarez Ruben (San Diego CA), Interconnect lead frame for thermal ink jet printhead and methods of manufacture.
DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA) Karavakis Konstantine (Cupertino CA) Fjelstad Joseph (Sunnyvale CA), Manufacture of semiconductor connection components with frangible lead sections.
Kong Alvin M. (Los Angeles CA) Lau James C. (Torrance CA) Chan Steven S. (Alhambra CA), Mass simultaneous sealing and electrical connection of electronic devices.
Welland David R. ; Pavelka John B. ; Healy Edmund G., Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors.
Halahan, Patrick B., Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity.
Jean-Marc Bureau FR; Jacques Elziere FR; Daniel Le Bail FR; Christian Lelong FR; Ngoc-Tuan Nguyen FR, Method for the packaging of electronic components.
Whalley Peter D. (23 ; Fairfields Great Kingshill ; Buckinghamshire ; HP15 6EP GB2) Evans Stephen D. (181 ; Ashford Avenue Hayes ; Middlesex ; UB4 OND ; GB2) Shaw John E. A. (45 ; Colne Avenue West D, Method of encapsulating a sensor device using capillary action and the device so encapsulated.
Kovac Zlata (Los Gatos CA) Mitchell Craig (Santa Clara CA) Distefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Method of fabricating compliant interface for semiconductor chip.
Go ; deceased Tiong C. (late of El Toro CA by Jane C. Go ; executor) Minahan Joseph A. (Simi Valley CA) Shanken Stuart N. (Laguna Niguel CA), Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Method of making connections to a semiconductor chip assembly.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathiew Gaetan, Methods of making semiconductor connection components with releasable load support.
Matloubian Mehran ; Macdonald Perry A. ; Rensch David B. ; Larson Lawrence E., Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements.
Matloubian Mehran (Encino CA) Macdonald Perry A. (Culver City CA) Rensch David B. (Thousand Oaks CA) Larson Lawrence E. (Bethesda MD), Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same.
Levy Aaron Uri ; Sprint John Patrick ; Forthun John Arthur ; Isaak Harlan Ruben ; Mearig Joel Andrew ; Calkins Mark Chandler, Modular panel stacking process.
Bradley, Paul; Larson, III, John D.; Ruby, Richard C., Mounting film bulk acoustic resonators in microwave packages using flip chip bonding technology.
Meade Robert (Somerville MA) Joannopoulos John (Belmont MA) Alerhand Oscar L. (Marlboro NJ), Optoelectronic integrated circuits and method of fabricating and reducing losses using same.
Fung Clifford D. (Mansfield MA) Chau Kevin H.-L. (Franklin MA) Harris P. Rowe (East Wareham MA) Panagou John G. (South Attleboro MA) Dahrooge Gary A. (Worcester MA), Overpressure-protected, differential pressure sensor and method of making the same.
Degani Yinon (Highland Park NJ) Dudderar Thomas D. (Chatham NJ) Han Byung J. (Scotch Plains NJ) Lyons Alan M. (New Providence NJ) Tai King L. (Berkeley Heights NJ), Packaging multi-chip modules without wire-bond interconnection.
Pastore John R. (Leander TX) Nomi Victor K. (Round Rock TX) Wilson Howard P. (Austin TX), Pad array semiconductor device with thermal conductor and process for making the same.
Glenn, Thomas P.; Jewler, Scott J.; Roman, David; Yee, Jae Hak; Moon, Doo Hwan, Plastic integrated circuit device package and method for making the package.
Rostoker Michael D. (San Jose CA) Pasch Nicholas F. (Pacifica CA), Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interpos.
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
DiStefano Thomas H. (Bronxville NY) Grube Gary W. (Monroe NY) Khandros Igor Y. (Peekskill NY) Mathiew Gatan (Carmel NY), Semiconductor connection components and methods with releasable lead support.
Ohta Hiroyuki,JPX ; Miura Hideo,JPX ; Usami Mitsuo,JPX ; Kametani Masatsugu,JPX ; Zen Munetoshi,JPX ; Okamoto Noriaki,JPX, Semiconductor device having plural chips with the sides of the chips in face-to-face contact with each other in the same.
Distefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Mathiew Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John (Red Hook NY) Grube Gary W. (Monroe NY), Semiconductor inner lead bonding tool.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
Jewell Jack L. (Boulder CO) Quinn William E. (Boulder CO) Swirhun Stan E. (Boulder CO) Bryan Robert P. (Boulder CO), Wafer scale optoelectronic package.
Oganesian, Vage; Lu, Zhenhua, Imaging device with photo detectors and color filters arranged by color transmission characteristics and absorption coefficients.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.