Method of manufacturing dummy gates in gate last process
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/3205
출원번호
US-0510730
(2011-11-30)
등록번호
US-8541296
(2013-09-24)
우선권정보
CN-2011 1 0257658 (2011-09-01)
국제출원번호
PCT/CN2011/002001
(2011-11-30)
§371/§102 date
20120518
(20120518)
국제공개번호
WO2013/029210
(2013-03-07)
발명자
/ 주소
Yang, Tao
Zhao, Chao
Yan, Jiang
Li, Junfeng
Lu, Yihong
Chen, Dapeng
출원인 / 주소
The Institute Of Microelectronics Chinese Academy of Science
인용정보
피인용 횟수 :
1인용 특허 :
34
초록▼
The present invention provides a method of manufacturing a dummy gate in a gate last process, which comprises the steps of forming a dummy gate material layer and a hard mask material layer sequentially on a substrate; etching the hard mask material layer to form a top-wide-bottom-narrow hard mask p
The present invention provides a method of manufacturing a dummy gate in a gate last process, which comprises the steps of forming a dummy gate material layer and a hard mask material layer sequentially on a substrate; etching the hard mask material layer to form a top-wide-bottom-narrow hard mask pattern; dry etching the dummy gate material layer using the hard mask pattern as a mask to form a top-wide-bottom-narrow dummy gate. According to the dummy gate manufacturing method of the present invention, instead of vertical dummy gates used conventionally, top-wide-bottom-narrow trapezoidal dummy gates are formed, and after removing the dummy gates, trapezoidal trenches can be formed. It facilitates the subsequent filling of the high-k or metal gate material and enlarges the window for the filling process; as a result, the device reliability will be improved.
대표청구항▼
1. A method of manufacturing a dummy gate in a gate last process, which comprises the following steps: forming a dummy gate material layer and a hard mask material layer sequentially on a substrate;etching the hard mask material layer to form a top-wide-bottom-narrow hard mask pattern; anddry etchin
1. A method of manufacturing a dummy gate in a gate last process, which comprises the following steps: forming a dummy gate material layer and a hard mask material layer sequentially on a substrate;etching the hard mask material layer to form a top-wide-bottom-narrow hard mask pattern; anddry etching the dummy gate material layer using the hard mask pattern as a mask to form a top-wide-bottom-narrow dummy gate,wherein the hard mask material layer comprises a first mask layer and a second mask layer located on the first mask layer, andwherein the top-wide-bottom-narrow hard mask pattern is formed by wet etching the hard mask material layer in a single step with wet etching solution, which etches the first mask layer faster than etches the second mask layer. 2. The method according to claim 1, wherein a hard mask pattern with vertical sidewalls is formed first by dry etching, then the first mask layer is wet etched to form the top-wide-bottom-narrow hard mask pattern. 3. The method according to claim 1, wherein the first mask layer and the second mask layer comprise silicon oxide, silicon nitride and/or silicon oxynitride. 4. The method according to claim 1, wherein the dummy gate material layer comprises polycrystalline silicon, amorphous silicon, or microcrystal silicon, and the substrate comprises bulk silicon, SOI, monocrystalline germanium, GeOI, SiGe, SiC, InSb, GaAs or GaN. 5. A gate last process, which comprises the steps of: forming a top-wide-bottom-narrow dummy gate on a substrate using the method of manufacturing a dummy gate in a gate last process as claimed in claim 1;forming sidewall spacers on both sides of the dummy gate;removing the dummy gate to form a top-wide-bottom-narrow gate trench; andfilling the gate trench with a gate insulation layer and a gate material. 6. The method according to claim 1, wherein etching solution for the wet etching includes DHF, BOE, hot phosphoric acid or H2O2. 7. The method according to claim 2, wherein in the formed top-wide-bottom-narrow hard mask pattern, the second mask layer has an over-hang portion beyond the first mask layer. 8. The method according to claim 2, wherein etching solution for the wet etching includes DHF, BOE, hot phosphoric acid or H2O2. 9. The method according to claim 7, wherein the width of the over-hang portion and the thickness of the dummy gate material layer are adjusted to control an angle of inclination of the dummy gate.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (34)
Thomas C. Scholer ; Allen S. Yu ; Paul J. Steffan, Controlled gate length and gate profile semiconductor device.
Offenhäusser, Andreas; Odenthal, Margarete; Goryll, Michael; Moers, Jürgen; Lüth, Hans, Fet sensor with specially configured gate electrode for the highly sensitive detection of analytes.
Lee Joo-Hyung,KRX ; Hong Mun-Pyo,KRX ; Youn Chan-Joo,KRX ; Jung Byung-Hoo,KRX ; Hwang Chang-Won,KRX, Method for forming a TFT in a liquid crystal display.
Michael Mark W. ; Dawson Robert ; Fulford ; Jr. H. Jim ; Gardner Mark I. ; Hause Frederick N. ; Moore Bradley T. ; Wristers Derick J., Method of making an IGFET with elevated source/drain regions in close proximity to gate with sloped sidewalls.
Lund Clarence A. (Mesa AZ) Barron Edward W. (Mesa AZ) Holstin Howard E. (Tempe AZ) Sugino Michael D. (Scottsdale AZ), Method of making self-aligned device.
Ju Byong-sun,KRX ; Kim Hyoun-woo,KRX ; Kang Chang-jin,KRX ; Moon Joo-tae,KRX ; Nam Byeong-yun,KRX, Methods of etching platinum group metal film and forming lower electrode of capacitor.
Owen ; III William H. (Sunnyvale CA) Steele Charles H. R. (Santa Clara CA) Pashley Richard D. (Mountain View CA), Process for defining polycrystalline silicon patterns.
Shah,Uday; Barns,Chris E.; Doczy,Mark L.; Brask,Justin K.; Kavalieros,Jack; Metz,Matthew V.; Chau,Robert S., Replacement gate process for making a semiconductor device that includes a metal gate electrode.
Sugiyama,Koichi; Takao,Yoshihiro; Sugatani,Shinji; Matsunaga,Daisuke; Wada,Takayuki; Fujita,Tohru; Kokura,Hikaru, Semiconductor device and method of manufacturing the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.