We investigate the effects of interfacial dielectric layers (IDLs) on the electrical properties of top-gate In-Ga-Zn-oxide (IGZO) thin film transistors (TFTs) fabricated at low temperatures below $200^{\circ}C$, using a target composition of In:Ga:Zn = 2:1:2 (atomic ratio). Using four typ...
We investigate the effects of interfacial dielectric layers (IDLs) on the electrical properties of top-gate In-Ga-Zn-oxide (IGZO) thin film transistors (TFTs) fabricated at low temperatures below $200^{\circ}C$, using a target composition of In:Ga:Zn = 2:1:2 (atomic ratio). Using four types of TFT structures combined with such dielectric materials as $Si_3N_4$ and $Al_2O_3$, the electrical properties are analyzed. After post-annealing at $200^{\circ}C$ for 1 hour in an $O_2$ ambient, the sub-threshold swing is improved in all TFT types, which indicates a reduction of the interfacial trap sites. During negative-bias stress tests on TFTs with a $Si_3N_4$ IDL, the degradation sources are closely related to unstable bond states, such as Si-based broken bonds and hydrogen-based bonds. From constant-current stress tests of $I_d$ = 3 ${\mu}A$, an IGZO-TFT with heat-treated $Si_3N_4$ IDL shows a good stability performance, which is attributed to the compensation effect of the original charge-injection and electron-trapping behavior.
We investigate the effects of interfacial dielectric layers (IDLs) on the electrical properties of top-gate In-Ga-Zn-oxide (IGZO) thin film transistors (TFTs) fabricated at low temperatures below $200^{\circ}C$, using a target composition of In:Ga:Zn = 2:1:2 (atomic ratio). Using four types of TFT structures combined with such dielectric materials as $Si_3N_4$ and $Al_2O_3$, the electrical properties are analyzed. After post-annealing at $200^{\circ}C$ for 1 hour in an $O_2$ ambient, the sub-threshold swing is improved in all TFT types, which indicates a reduction of the interfacial trap sites. During negative-bias stress tests on TFTs with a $Si_3N_4$ IDL, the degradation sources are closely related to unstable bond states, such as Si-based broken bonds and hydrogen-based bonds. From constant-current stress tests of $I_d$ = 3 ${\mu}A$, an IGZO-TFT with heat-treated $Si_3N_4$ IDL shows a good stability performance, which is attributed to the compensation effect of the original charge-injection and electron-trapping behavior.
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
제안 방법
In this study, the effects of the interface between the IDL and IGZO channel on the electrical properties of IGZO-TFTs were investigated using four types of TFT structures and two types of IDLs (Al2O3 and Si3N4). The interface was affected by both the IDL process and post-annealing.
이론/모형
The thickness of each IDL was 10 nm. The gate electrode was made by Pt (t =100 nm) using both the sputtering method and the imagereversal process of photo-lithography. The basic pattern size was 40 µm (width) × 20 µm (length).
참고문헌 (15)
H. Yabuta et al., "High-Mobility Thin-Film Transistor with Amorphous $InGaZnO_4$ Channel Fabricated by Room Temperature RF-Magnetron Sputtering," Appl. Phys. Lett., vol. 89, no. 11, 2006, pp. 112123(1-3).
K. Nomura et al., "Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors," Nature, vol. 432, no. 25, 2004, pp. 488-491.
J.F. Wager, D.A. Keszler, and R.E. Presley, Transparent Electronics, New York: Springer, 2008.
S. Chang et al., "Efficient Suppression of Charge Trapping in ZnO-Based Transparent Thin Film Transistors with Novel $Al_2O_3/HfO_2/Al_2O_3$ Structure," Appl. Phys. Lett., vol. 92, 2008, pp. 192104(1-3).
J.S. Park et al., "Impact of High-k TiOx Dielectric on Device Performance of Indium-Gallium-Zinc Oxide Transistors," Appl. Phys. Lett., vol. 94, 2009, pp. 042105(1-3).
A. Suresh et al., "Room Temperature Pulsed Laser Deposited Indium Gallium Zinc Oxide Channel Based Transparent Thin Film Transistors," Appl. Phys. Lett., vol. 90, 2007, pp. 123512 (1-3).
J.M. Lee et al., "Low-Frequency Noise in Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistors," IEEE Electron Device Lett., vol. 30, 2009, pp. 505-507.
J.K. Jeong et al., "Origin of Threshold Voltage Instability in Indium-Gallium-Zinc Oxide Thin Film Transistors," Appl. Phys. Lett., vol. 93, 2008, pp. 123508 (1-3).
W.S. Cheong et al., "Process Development of ITO Source/Drain for the Top-Gate Indium-Gallium-Zinc Oxide Transparent Thin-Film Transistor," Thin Solid Films, vol. 517, 2009, pp. 4094-4099.
W.S. Cheong et al., "Optimization of an Amorphous In-Ga-Zn-Oxide Semiconductor for a Top-Gate Transparent Thin Film Transistor," J. Korean Phys. Soc., vol. 54, no. 5, 2009, pp. 1879-1884.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.