다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IOP conference series. Materials science and engineering, v.872, 2020년, pp.012012 -
Mendiratta, Namrata , Lata Tripathi, Suman , Prakash Kolla, Bhanu
AI-Helper
AbstractIn this paperan asymmetrical junctionless double-gate MOSFET(AJDG-MOSFET) has been analyzed using different gate oxide material like SiO2 and HfO2 and different gate contact material like aluminium, copper and polysilicon. To check the sensitivity of AJDG-MOSFET, a temperature analysis has b...
Microelectronics Journal Srivastava 43 873 2012 Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch
The European Physical Journal Applied physics Robertson 28 265 2004 10.1051/epjap:2004206 High dielectric constant oxides
Materials Science in Semiconductor ProcessingH Narang 240 2017 Modeling of gate underlap junctionless double gate MOSFET as bio-sensor
Superlattices and Microstructures 85 Narang 557 2015 Investigation of dielectric modulated (DM) double gate (DG) junctionless MOSFETs for application as a biosensors
ECS Journal of Solid State Science and Technology Mishra 9 456 2018 10.1149/2.0061809jss Efficient Layout Design of Junctionless Transistor Based 6-TSRAM Cell Using SOI Technology
Woodhead Publishing Series in Electronic and Optical Materials Radamson 1 2018 CMOS Past, Present and Future
AEU - International Journal of Electronics and Communications 99 Buvaneswari 193 2019 2D analytical modeling and simulation of dual material DG MOSFET for biosensing application
Microelectronic Engineering Colinge 84 2071 2007 10.1016/j.mee.2007.04.038 Multi-gate SOI MOSFETs
Solid-State Electronics Gili 48 511 2004 10.1016/j.sse.2003.09.019 Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance
Superlattices and Microstructures Verma 88 271 2015 10.1016/j.spmi.2015.09.015 Capacitance Modeling of Gate Material Engineered Cylindrical/Surrounded Gate MOSFETs for Sensor Applications
Superlattices andMicrostructures Wang 97 2016 High performance of junctionless MOSFET with asymmetric gate
Yeo 4 62 2004 Metal gate technology for nanoscale transistors-material selection and process integration issues Thin Solid Films
IEEE Transaction on Electron. Devices Kumari 59 2567 2012 10.1109/TED.2012.2206030 Two dimensional analytical Drain current model for Double Gate MOSFET incorporating Dielectric Pocket
J. Semicond Mendiratta 41 2020 10.1088/1674-4926/41/6/061401 A review on performance comparison of advanced MOSFET structures below 45 nm technology node
International Conference on Emerging Electronics (ICEE) Kumari 1 4 2012 Temperature Dependent Model for Dielectric Pocket Double Gate (DPDG) MOSFET: A Novel Device Architecture
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
오픈액세스 학술지에 출판된 논문
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.