[논문]3D Process Integration - Wafer-to-Wafer and Chip-to-Wafer Bonding

Matthias, Thorsten; Wimplinger, Markus; Pargfrieder, Stefan; Lindner, Paul

doi:10.1557/PROC-0970-Y04-08

3D Process Integration - Wafer-to-Wafer and Chip-to-Wafer Bonding

Materials Research Society symposia proceedings, v.970, 2006년, pp.0970-Y04-08 -

Matthias, Thorsten , Wimplinger, Markus , Pargfrieder, Stefan , Lindner, Paul

Abstract ▼ AI-Helper

ABSTRACTMany feasibility and design studies during the last years have shown that devices based on 3D chip stacking and integration can significantly outperform traditional planar (2D) devices. Furthermore, as packaging of the devices is a major cost factor, the possibility to integrate multiple functional entities in one package offers a huge potential for cost reduction. On research level the technical feasibility has been proven for a variety of processes. Today's focus lies on innovative manufacturing technologies and process integration schemes, which meet both, the economic and the technical demands.Stacking of individual chips (both chip-to-wafer and wafer-to-wafer) has the inherent advantage that different functional subsystems like logic and memory can be processed on separate wafers thereby reducing the complexity and the number of process steps greatly. The individual chips can be processed on heterogeneous materials, in different fabs and by different producers.Wafer-level integration has the advantage of higher throughput, enhanced cleanliness and the flexibility that standard fab equipment can be used for further processing. 3D integration applying chip-to-wafer bonding focuses on the yield (“good known die”) and enables to stack dies of different size e.g. several small dies on one big base die. This allows e.g. the integration of a logic device from a 300mm Si wafer with RF devices from a 150mm GaAs wafer.In this paper a higher emphasis lies on the key enabling manufacturing technologies and supported processes.

참고문헌 (15)

10.1557/PROC-812-F6.16 11. Kwon Y. , Yu J. , McMahon J.J. , Lu J.-Q. , Cale T.S. , Gutmann R.J. , “Evaluation of Thin Dielectric-Glue Wafer-Bonding for Three Dimensional Integrated Circuit-Applications”, Mat. Res. Soc. Symp. Proc. Vol. 812, F6.16.1

상세보기
Wafer bonding Using Low-K Dielectrics as Bonding Glue in Three-Dimensional Integration 2 2001 Kwon
6. Niklaus F. et al., “Fine Keyed Alignment and Bonding for Wafer-Level 3D ICs”, MRS Symposium Proc. 0914-F10-05
5. Kernevez N. , “Ultra-thin chip stacking for 3D interconnect”, Proc. 3D Architectures for Semiconductor Integration and Packaging 2006, Burlingame 2006
4. Matthias T. et. al., “SiP and 3-D Interconnects”, Advanced Packaging Magazine Aug./Sept. 2006, p32-37
3-D Interconnects using Cu Wafer Bonding: Technology and Applications 1 2002 Reif
9. Morrow P. , Kobrinsky M. , Ramanathan S. , Park C. , Harmes M. , Ramachandrarao V. , Park H. , Kloster G. , List S. , Kim S. , proceedings of Advanced Metallization Conference 2004
Dragoi, Viorel, Farrens, Sharon. Low Temperature MEMS Manufacturing Processes: Plasma Activated Wafer Bonding. Materials Research Society symposia proceedings, vol.872, J7.1-.

상세보기
12. Niklaus Frank , “Adhesive wafer bonding for microelectronic and microelectromechanical systems”, PhD Thesis, Stockholm, 2002
10.1109/IITC.2004.1345704
3. Matthias T. et.al., “Trends in aligned wafer bonding for MEMS and IC wafer-level packaging and 3D interconnect technologies”, Proc. of IWLPC 2004, San Jose 2004
Dielectric adhesive wafer bonding for back-end wafer-level 3D hyper-integration 3 2004 Lu
Chen, K. N., Tan, C. S., Fan, A., Reif, R.. Morphology and Bond Strength of Copper Wafer Bonding. Electrochemical and solid-state letters, vol.7, no.1, G14-.

상세보기
High Performance Temporary Adhesives for Wafer Bonding Applications 2006 10.1557/PROC-0970-Y04-09 Puligadda

상세보기
Face-to-face chip integration with full metal interface 2002 Hubner

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 논문명, 저널/프로시딩명, 저자 , 발행년, 권, 호, 시작페이지, 끝페이지, 발행기관 관리번호, 논문명, 대등논문명, 저자 , 저널/프로시딩명, 발행기관, 발행년, 발행언어, 권, 호, 시작페이지, 끝페이지, ISBN, ISSN, 주제분야, 키워드, 초록(한글), 초록(영문), 저자(소속기관)
저장형식	Text(ASCII format) Excel format RefWorks Direct Export RIS format (for Reference Manager, ProCite, EndNote), Scholar's Aids, Mendeley
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

3D Process Integration - Wafer-to-Wafer and Chip-to-Wafer Bonding

Abstract ▼ AI-Helper

참고문헌 (15)

이 논문을 인용한 문헌

관련 콘텐츠

원문 URL 링크

이 논문과 함께 이용한 콘텐츠

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트