참고문헌 (17)

1. 10.1109/VTSA.2009.5159300 Parvais B, Mercha A, Collaert N, Rooyackers R, Ferain I, Jurczak M et al. The device architecture dilemma for cmos technologies: opportunities & challenges of finFET over planar MOSFET. VLSI-TSA; 2009. p. 80-1. 

   

2. 10.1109/VLSIT.2007.4339747 van Dal MJH, Collaert N, Doornbos G, Vellianitis G, Curatola G, Pawlak BJ et al. Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography. VLSI; 2007. p. 110-1. 

   

3. 10.7567/SSDM.2009.C-7-1 Veloso A, van Dal MJH, Collaert N, De Keersgieter A, Witters L, Rooyackers R et al. Characteristics and integration challenges of FinFET-based devices for (sub-) 22nm technology nodes circuit applications. SSDM; 2009. p. 1040-1. 

   

4. The International Technology Roadmap for Semiconductors (ITRS); 2008. <http://www.itrs.net/>. 

5. 10.1109/VLSIT.2008.4588545 Veloso A, Witters L, Demand M, Ferain I, Son NJ, Kaczer B et al. Flexible and robust capping-metal gate integration technology enabling multiple-VT CMOS in MuGFETs. VLSI; 2008. p. 14-5. 

   

6. 10.1109/VLSIT.2008.4588590 Kubicek S, Schram T, Rohr E, Paraschiv V, Vos R, Demand M et al. Strain enhanced Low-VT CMOS featuring La/Al-doped HfSiO/TaC and 10ps inverter delay. VLSI; 2008. p. 130-1. 

   

7. IEEE Trans Electron Dev Manoj 55 2 609 2008 10.1109/TED.2007.912996 Device design and optimization considerations for bulk FinFETs 

   상세보기

8. 10.1109/ICICDT.2008.4567246 Collaert N, von Arnim K, Rooyackers R, Vandeweyer T, Mercha A, Parvais B et al. Low-voltage 6T FinFET SRAM cell with high SNM using HfSiON/TiN gate stack, fin widths down to 10nm and 30nm gate length. ICICDT; 2008. p. 59-62. 

   

9. 10.1109/VLSIT.2008.4588544 Guillorn M, Chang J, Bryant A, Fuller N, Dokumaci O, Wang X et al. FinFET performance advantage at 22nm: an AC perspective. VLSI; 2008. p. 12-3. 

   

10. Griffoni A, Thijs S, Russ C, Tremouilles D, Linten D, Scholz M et al. Next generation bulk FinFET devices and their benefits for ESD robustness. EOS/ESD Symposium; 2009. p. 2A.1.1-1.10. 

11. Schulz T, Xiong W, Cleavelin CR, Schruefer K, Gostkowski M, Matthews K et al. Fin thickness asymmetry effects in multiple-gate SOI FETs (MuGFETs). In: IEEE international SOI conference; 2005. p. 154-6. 

12. 10.1109/VTSA.2009.5159322 Lee Chi-Woo, Afzalian Aryan, Yan Ran, Dehdashti Nima, Xiong Weize, Colinge Jean-Pierre. Influence of gate misalignment on the electrical characteristics of MuGFETs. VLSI-TSA; 2009. p. 125-6. 

    

13. Mendez H, Fried DM, Samavedam SB, Hoffmann T, Nguyen B-Y, Comparing SOI and bulk FinFETs: performance, manufacturing variability, and cost. SOI Industry Consortium; 2009. <http://www.soiconsortium.org/>. 

14. 10.1109/ESSDERC.2009.5331491 Noel J-P, Thomas O, Fenouillet-Beranger C, Jaud M-A, Scheiblin P, Amara A. A simple and efficient concept for setting up multi-VT devices in thin BOX fully-depleted SOI technology. In: IEEE ESSDERC; 2009. p. 137-40. 

    

15. Jin Wei, Fung Samuel KH, Liu Weidong, Chan Philip CH, Hu Chenming. Self-heating characterization for SOI MOSFET based on AC output conductance. IEDM; 1999. p. 175-8. 

16. 10.1109/ULIS.2008.4527143 Braccioli M, Curatola G, Yang Y, Sangiorgi E, Fiegna C. Simulation of self-heating effects in 30nm gate length FinFET. ULIS; 2008. p. 71-4. 

    

17. Matsukawa T, O’uchi S, Endo K, Ishikawa Y, Yamau Chi H, Liu YX et al. Comprehensive analysis of variability sources of FinFET characteristics. VLSI; 2009. p. 118-9.