Board level solder joint reliability performance during drop test is a critical concern to semiconductor and electronic product manufacturers. A new JEDEC standard for board level drop test of handheld electronic products was just released to specify the drop test procedure and conditions. However, ...
Board level solder joint reliability performance during drop test is a critical concern to semiconductor and electronic product manufacturers. A new JEDEC standard for board level drop test of handheld electronic products was just released to specify the drop test procedure and conditions. However, there is no detailed information stated on dynamic responses of printed circuit board (PCB) and solder joints which are closely related to stress and strain of solder joints that affect the solder joint reliability, nor there is any simulation technique which provides good correlation with experimental measurements of dynamic responses of PCB and the resulting solder joint reliability during the entire drop impact process. In this paper, comprehensive dynamic responses of PCB and solder joints, e.g., acceleration, strains, and resistance, are measured and analyzed with a multichannel real-time electrical monitoring system, and simulated with a novel input acceleration (Input-G) method. The solder joint failure process, i.e., crack initiation, propagation, and opening, is well understood from the behavior of dynamic resistance. It is found experimentally and numerically that the mechanical shock causes multiple PCB bending or vibration which induces the solder joint fatigue failure. It is proven that the peeling stress of the critical solder joint is the dominant failure indicator by simulation, which correlates well with the observations and assumptions by experiment. Coincidence of cyclic change among dynamic resistance of solder joints, dynamic strains of PCB, and the peeling stress of the critical solder joints indicates that the solder joint crack opens and closes when the PCB bends down and up, and the critical solder joint failure is induced by cyclic peeling stress. The failure mode and location of critical solder balls predicted by modeling correlate well with experimental observation by cross section and dye penetration tests
Board level solder joint reliability performance during drop test is a critical concern to semiconductor and electronic product manufacturers. A new JEDEC standard for board level drop test of handheld electronic products was just released to specify the drop test procedure and conditions. However, there is no detailed information stated on dynamic responses of printed circuit board (PCB) and solder joints which are closely related to stress and strain of solder joints that affect the solder joint reliability, nor there is any simulation technique which provides good correlation with experimental measurements of dynamic responses of PCB and the resulting solder joint reliability during the entire drop impact process. In this paper, comprehensive dynamic responses of PCB and solder joints, e.g., acceleration, strains, and resistance, are measured and analyzed with a multichannel real-time electrical monitoring system, and simulated with a novel input acceleration (Input-G) method. The solder joint failure process, i.e., crack initiation, propagation, and opening, is well understood from the behavior of dynamic resistance. It is found experimentally and numerically that the mechanical shock causes multiple PCB bending or vibration which induces the solder joint fatigue failure. It is proven that the peeling stress of the critical solder joint is the dominant failure indicator by simulation, which correlates well with the observations and assumptions by experiment. Coincidence of cyclic change among dynamic resistance of solder joints, dynamic strains of PCB, and the peeling stress of the critical solder joints indicates that the solder joint crack opens and closes when the PCB bends down and up, and the critical solder joint failure is induced by cyclic peeling stress. The failure mode and location of critical solder balls predicted by modeling correlate well with experimental observation by cross section and dye penetration tests
참고문헌 (27)
10.1109/ITHERM.1998.689582
Proc 6th Int LS-DYNA Users Conf global and local coupling analysis for small components in drop simulation wu 2000 11:17
Proc InterPack Conf submodeling technique for bga reliability analysis of csp packaging subjected to an impact loading zhu 2001
10.1109/ECTC.2003.1216263
10.1109/ECTC.2003.1216266
10.1109/ECTC.2003.1216266
Tee, Tong Yan, Ng, Hun Shen, Lim, Chwee Teck, Pek, Eric, Zhong, Zhaowei.
Impact life prediction modeling of TFBGA packages under board level drop test.
Microelectronics reliability,
vol.44,
no.7,
1131-1142.
Proc 5th EPTC Conf design for enhanced solder joint reliability of integrated passives device under board level drop test and thermal cycling test tee 2003 210
Proc ICEP Conf integrated modeling and testing of fine-pitch csp under board level drop test, bend test, and thermal cycling test tee 2004 35
10.1109/ICEPT.2005.1564714
10.1109/EPTC.2003.1271522
Proc 6th EPTC Conf drop impact life prediction model for wafer level chip scale packages goh 2005 58
Subassembly Mechanical Shock 2001
Mishiro, Kinuko, Ishikawa, Shigeo, Abe, Mitsunori, Kumai, Toshio, Higashiguchi, Yutaka, Tsubone, Ken-ichiro.
Effect of the drop impact on BGA/CSP package reliability.
Microelectronics reliability,
vol.42,
no.1,
77-82.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.