참고문헌 (23)

1. 0 

2. IEEE Test Conf margins and margin testing in dynamic ram foss 1980 4 

3. 10.1109/ISSCC.1979.1155986 

   

4. IEEE Spectrum the 64 kb ram teaches a vlsi lesson foss 1981 38 

5. Bernhard, Robert. Solid state: Rethinking the 256-kb RAM: Creativity in the factory may be more important than innovation in product design. IEEE spectrum, vol.19, no.5, 46-51.

   상세보기

6. Proc conference on advanced research in VLSI Massachusetts Institute of Technology vlsi memory: a designer's view point foss 1982 94 

7. 10.1109/ISSCC.1980.1156076 

   

8. Gillingham, P., Foss, R.C., Lines, V., Shimokura, G., Wojcicki, T.. High-speed, high-reliability circuit design for megabit DRAM. IEEE journal of solid-state circuits, vol.26, no.8, 1171-1175.

   상세보기

9. fuss 0 

10. 10.1109/ISSCC.1990.110210 

    

11. 10.1109/ISSCC.1970.1154796 

    

12. Proc of the 2nd Oxford Electronics Lecture Course digital storage techniques renwick 1966 100 

13. 0 

14. Colloque international sur les circuits integres complexe mos memory cells and their engineering implications foss 1974 233 

15. 10.1109/ISSCC.1973.1155209 

    

16. 10.1109/ISSCC.1972.1155066 

    

17. beamos. a new electronic digital memory hughs 1975 

18. Williams, F.C., Kilburn, T.. A storage system for use with binary-digital computing machines. Proceedings of the Institution of Electrical Engineers. Part 3, Radio and communication engineering, vol.96, no.40, 81-100.

    상세보기

19. ISSCC Digest of Technical Papers a 16k x 1 bit dynamic ram schroeder 1977 12 

20. 4th International conference on VLSI and CAD high-speed circuits for mega-bit synchronous dram's wojcicki 1995 

21. Proc of the 1978 International reliability physics symposium and IEEE Trans Electron devices Ed?26 No 1 new physical mechanism for soft errors in dynamic memories may 1979 

22. 0 

23. IEEE Test Conf soft error testing may 1980 137