최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기IEEE transactions on electron devices, v.56 no.9, 2009년, pp.2034 - 2044
Kang-Seob Roh (Sch. of Electr. Eng., Kookmin Univ., Seoul, South Korea) , Sungwook Park (Sch. of Electr. Eng., Kookmin Univ., Seoul, South Korea) , Dae Hwan Kim (Sch. of Electr. Eng., Kookmin Univ., Seoul, South Korea) , Dong Myong Kim (Sch. of Electr. Eng., Kookmin Univ., Seoul, South Korea)
A lateral charge-profiling technique based on local-flatband-voltage (VFB)monitoring using optical-substrate-current spectroscopy (ISub, photo spectroscopy) in nitride-based charge-trap flash (CTF) memories is proposed. Under optical illumination by photons with above-bandgap energy Eph(>Eg,Si), ISu...
Shappir, Assaf, Shacham-Diamand, Yosi, Lusky, Eli, Bloom, Ilan, Eitan, Boaz. Subthreshold slope degradation model for localized-charge-trapping based non-volatile memory devices. Solid-state electronics, vol.47, no.5, 937-941.
MOSFET Models for VLSI Circuit Simulation Theory and Practice arora 1992
Wolf, M.. Drift fields in photovoltaic solar energy converter cells. Proceedings of the IEEE, vol.51, no.5, 674-693.
ISE TCAD Synopsys Sentaurus Device User Manual 19952005
Diagnostic Techniques for Semiconductor Materials and Devices hillard 1992 261
Larcher, L., Verzellesi, G., Pavan, P., Lusky, E., Bloom, I., Eitan, B.. Impact of programming charge distribution on threshold voltage and subthreshold slope of NROM memory cells. IEEE transactions on electron devices, vol.49, no.11, 1939-1946.
Proc Non-Volatile Semicond Memory Workshop fabrication of 30 nm square-channel sonos flash memory on soi and characterization of program/erase operation in nanoscale regime park 2004 94
Proc IEEE ISSCC Dig Tech Papers a 4 b/cell nrom 1 gb data-storage memory polansky 2006 448
Gu, Shaw-Hung, Wang, Tahui, Lu, Wen-Pin, Ting, Wenchi, Ku, Y.-H.J., Lu, Chih-Yuan. Characterization of programmed charge lateral distribution in a two-bit storage nitride flash memory cell by using a charge-pumping technique. IEEE transactions on electron devices, vol.53, no.1, 103-108.
Seo, S.H., Kim, S.W., Lee, J.U., Kang, G.C., Roh, K.S., Kim, K.Y., Lee, S.Y., Choi, C.M., Song, K.J., Park, S.R., Park, J.H., Jeon, K.C., Kim, D.M., Kim, D.H., Shin, H., Lee, J.D., Park, B.G.. Channel width dependence of hot electron injection program/hot hole erase cycling behavior in silicon-oxide-nitride-oxide-silicon (SONOS) memories. Solid-state electronics, vol.52, no.6, 844-848.
Kumar, P.B., Nair, P.R., Sharma, R., Kamohara, S., Mahapatra, S.. Lateral profiling of trapped charge in SONOS flash EEPROMs programmed using CHE injection. IEEE transactions on electron devices, vol.53, no.4, 698-705.
Arreghini, A., Driussi, F., Esseni, D., Selmi, L., van Duuren, M.J., van Schaijk, R.. New Charge Pumping model for the analysis of the spatial trap distribution in the nitride layer of SONOS devices. Microelectronic engineering, vol.80, 333-336.
Tsai, Wen-Jer, Zous, Nian-Kai, Wang, Tahui, Ku, Y.-H.J., Lu, Chih-Yuan. A novel operation method to avoid over-erasure in a scaled trapping-nitride localized charge storage flash memory cell and its application for multilevel programming. IEEE transactions on electron devices, vol.53, no.4, 808-814.
Eitan, B., Pavan, P., Bloom, I., Aloni, E., Frommer, A., Finzi, D.. NROM: A novel localized trapping, 2-bit nonvolatile memory cell. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.21, no.11, 543-545.
Lusky, E., Shacham-Diamand, Y., Mitenberg, G., Shappir, A., Bloom, I., Eitan, B.. Investigation of channel hot electron injection by localized charge-trapping nonvolatile memory devices. IEEE transactions on electron devices, vol.51, no.3, 444-451.
해당 논문의 주제분야에서 활용도가 높은 상위 5개 콘텐츠를 보여줍니다.
더보기 버튼을 클릭하시면 더 많은 관련자료를 살펴볼 수 있습니다.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.