다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기
IEEE transactions on electron devices, v.62 no.7, 2015년, pp.2071 - 2077
Chenyun Pan , Baert, Rogier , Ciofi, Ivan , Tokei, Zsolt , Naeemi, Azad
AI-Helper
This paper analyzes the impact of the interconnect variation at the system level in terms of clock frequency based on a fast and efficient system-level variation-aware design methodology. Various types of interconnect variations are compared, such as the critical dimension for line/core and spacer, ...
RAPHAEL Interconnect Analysis Program 1996
10.1109/ISQED.2014.6783312
10.1109/IITC.2014.6831893
Pan, Chenyun, Naeemi, Azad. A Fast System-Level Design Methodology for Heterogeneous Multi-Core Processors Using Emerging Technologies. IEEE journal on emerging and selected topics in circuits and systems, vol.5, no.1, 75-87.
Chenyun Pan, Naeemi, Azad. A Proposal for a Novel Hybrid Interconnect Technology for the End of Roadmap. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.35, no.2, 250-252.
Predictive Technology Model (PTM) 2012
Proc 49th ACM/EDAC/IEEE Design Autom Conf (DAC) Exploring sub-20 nm FinFET design with predictive technology models sinha 2012 10.1145/2228360.2228414 283
International Technology Roadmap for Semiconductors (ITRS) 2012
Proc SPIE Design Manufacturability Design-Process Integr IV Decomposition strategies for self-aligned double patterning ma 2010 7641 76410t-1
Demuynck, Steven, Huffman, Craig, Claes, Martine, Suhard, Samuel, Versluijs, Janko, Volders, Henny, Heylen, Nancy, Kellens, Kristof, Croes, Kristof, Struyf, Herbert, Vereecke, Guy, Verdonck, Patrick, Roest, David De, Beynet, Julien, Sprey, Hessel, Beyer, Gerald P.. Integration and Dielectric Reliability of 30 nm Half Pitch Structures in Aurora® LK HM. Japanese journal of applied physics, vol.49, no.4, 04DB05-.
Proc SPIE Optical Microlithography XXI Sidewall spacer quadruple patterning for 15 nm half-pitch xu 2011 7973 79731q-1
Proc IEEE Int Interconnect Technol Conf (IITC) 48 nm pitch cu dual-damascene interconnects using self aligned double patterning scheme chen 2013 1
10.1109/DAC.2000.855298
10.1109/IITC.2012.6251665
Proc IEEE Int Interconnect Technol Conf (IITC) Impact of advanced patterning options, 193 nm and EUV, on local interconnect performance stucchi 2012 1
10.1145/1117278.1117284
Chern, J.-H., Huang, J., Arledge, L., Li, P.-C., Yang, P.. Multilevel metal capacitance models for CAD design synthesis systems. IEEE electron device letters : a publication of the IEEE Electron Devices Society, vol.13, no.1, 32-34.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.