참고문헌 (12)

1. ANTONIABIS , D. A. , HANSEN , S. E. , and DUTTON , R. W. , 1978 , SUPREM II a program for IC process modeling and simulation . Stanford University, Integrated Circuit Laboratory , Technical Report No. 5019-2 . 

2. I.E.E.E. Electron Device Letters BAGLEE D. A. 389 5 1984 10.1109/EDL.1984.25959 

   상세보기

3. I.E.E.E. Electron Device Letters HAMADA A. 398 8 1987 10.1109/EDL.1987.26673 

   상세보기

4. I.E.E.E. Electron Device Letters Hsu F. C. 162 6 1985 

5. Proceedings of the VLSI Symposium KINUGAWA M. 116 1985 

6. LIU, B. D.. Comparison of characteristics of conventional and LDD short channel MOSFETs. International journal of electronics, vol.71, no.2, 215-225.

   상세보기

7. Liu, B.D., Chien, I.K.. Comparison of characteristics of lightly-doped drain MOSFETs. Solid-state electronics, vol.33, no.1, 143-144.

   상세보기

8. Mayaram, K., Lee, J.C., Hu, C.. A model for the electric field in lightly doped drain structures. IEEE transactions on electron devices, vol.34, no.7, 1509-1518.

   상세보기

9. Ning, T.H., Cook, P.W., Dennard, R.H., Osburn, C.M., Schuster, S.E., Yu, H.. 1 µm MOSFET VLSI technology: Part IV—Hot-electron design constraints. IEEE transactions on electron devices, vol.26, no.4, 346-353.

   상세보기

10. Ogura, S., Tsang, P.J., Walker, W.W., Critchlow, D.L., Shepard, J.F.. Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor. IEEE transactions on electron devices, vol.27, no.8, 1359-1367.

    상세보기

11. Ricco, B., Sangiorgi, E., Ferriani, G.. High holding voltage C-MOS technology with lightly doped source and drain regions. IEEE transactions on electron devices, vol.34, no.4, 810-816.

    상세보기

12. Selberherr, S., Schutz, A., Potzl, H.W.. MINIMOS—A two-dimensional MOS transistor analyzer. IEEE transactions on electron devices, vol.27, no.8, 1540-1550.

    상세보기