$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Thermal enhance MCM package and manufacturing method thereof 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0747037 (2003-12-30)
우선권정보 TW-91137926 A(2002-12-30)
발명자 / 주소
  • Lee,Shih Chang
  • Tao,Su
  • Lin,Chian Chi
출원인 / 주소
  • Advanced Semiconductor Engineering Inc.
대리인 / 주소
    Bacon &
인용정보 피인용 횟수 : 82  인용 특허 : 12

초록

A thermal enhance multi-chips module (MCM) package mainly comprises a first package, a first carrier, a second package, a second carrier, an intermediate substrate and a cap-like heat spreader. The intermediate substrate has an opening. The first carrier and the second carrier are electrically conne

대표청구항

What is claimed is: 1. A thermal enhance multi-chips module package, comprising: a first carrier; a first assembly package disposed on and electrically connected to the first carrier; an intermediate substrate disposed below the first carrier and electrically connected to the first carrier; a secon

이 특허에 인용된 특허 (12)

  1. Kelly Kimberley Anne ; Yu Roy, Column for module component.
  2. Mattei Carmelo J. (Mesa AZ) Duthie Joseph S. (Algonquin IL), Electromagnetically channelized microwave integrated circuit.
  3. Chrysler, Gregory M.; Watwe, Abhay A., Electronic assembly with high capacity thermal interface.
  4. Patel Chandrakant (Fremont CA), Heat sink assembly with thermally-conductive plate for a plurality of integrated circuits on a substrate.
  5. Moden Walter L. ; Corisis David J. ; Kinsman Larry D. ; Mess Leonard E., Heat sink with alignment and retaining features.
  6. Moden, Walter L.; Corisis, David J.; Kinsman, Larry D.; Mess, Leonard E., Heat sink with alignment and retaining features.
  7. Daves Glenn G. ; Edwards David L., Methods for customizing lid for improved thermal performance of modules using flip chips.
  8. John W. Smith, Microelectronic connections with liquid conductive elements.
  9. Nagesh Voddarahalli K. (20276 Pinntage Pkwy. Cupertino CA 95014) Chen Kim H. (852 Beaver Ct. Fremont CA 94539) Chang Cheng-Cheng (3365 St. Michael St. Palo Alto CA 94306) Afshari Bahram (P.O. Box 866, Reliable low thermal resistance package for high power flip clip ICs.
  10. Shinji Baba JP, Semiconductor device incorporating module structure.
  11. Alcoe, David J.; Brodsky, William L.; Calmidi, Varaprasad V.; Sathe, Sanjeev B.; Stutzman, Randall J., Thermally enhanced lid for multichip modules.
  12. Bone Robert (Laguna Niguel CA) Vora Kirti (Irvine CA), Vertical IC chip stack with discrete chip carriers formed from dielectric tape.

이 특허를 인용한 특허 (82)

  1. Shen, Chi-Chih; Chen, Jen-Chuan; Wang, Wei-Chung, Circuit substrate and method of fabricating the same and chip package structure.
  2. Gunderson, Neal Frank, Conducting heat away from a printed circuit board assembly in an enclosure.
  3. Davis, Terry W.; Son, Sun Jin, Conformal shield on punch QFN semiconductor package.
  4. Berry, Christopher J., Dual laminate package structure with embedded elements.
  5. Berry, Christopher J., Dual laminate package structure with embedded elements.
  6. Berry, Christopher J., Dual laminate package structure with embedded elements.
  7. Berry, Christopher J.; Scanlan, Christopher M.; Faheem, Faheem F., Etch singulated semiconductor package.
  8. Choi, YeonHo; Olson, Timothy L., Flat semiconductor package with half package molding.
  9. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  10. Boudreaux,Brent A.; Harris,Shaun L; Peterson,Eric C.; Belady,Christian L; Williams,Gary W.; Haden,Stuart C., Heat spreader with multiple stacked printed circuit boards.
  11. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  12. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  13. Lee, Chang Deok; Na, Do Hyun, Increased I/O semiconductor package and method of making same.
  14. Kim, Jae Yoon; Kim, Gi Jeong; Moon, Myung Soo, Increased capacity semiconductor package.
  15. Glenn, Thomas P., Integrated circuit package and method of making the same.
  16. Glenn, Thomas P., Integrated circuit package and method of making the same.
  17. Glenn, Thomas P., Integrated circuit package and method of making the same.
  18. Glenn, Thomas P., Integrated circuit package and method of making the same.
  19. Glenn, Thomas P., Integrated circuit package and method of making the same.
  20. Lee, Hyung Ju, Leadframe for semiconductor package.
  21. Kuo, Bob Shih Wei; Nickelsen, Jr., John Merrill; Olson, Timothy L., Leadframe structure for concentrated photovoltaic receiver package.
  22. Shen, Chi-Chih; Chen, Jen-Chuan; Chang, Wen-Hsiung; Chu, Chi-Chih; Weng, Cheng-Yi, Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries.
  23. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  24. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  25. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  26. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  27. Kang, Dae Byoung; Yang, Sung Jin; Ok, Jung Tae; Kim, Jae Dong, Package in package semiconductor device.
  28. Hwang, Chan Ha; Sohn, Eun Sook; Choi, Ho; Kim, Byong Jin; Yu, Ji Yeon; Lee, Min Woo, Package in package semiconductor device with film over wire.
  29. Hung, Wensen, Packaging devices and methods for semiconductor devices.
  30. Hung, Wensen, Packaging devices and methods for semiconductor devices.
  31. Hung, Wensen, Packaging devices and methods for semiconductor devices.
  32. Mimberg, Ludger, Power delivery for electronic assemblies.
  33. Kim, Bong Chan; Kim, Do Hyung; Hwang, Chan Ha; Lee, Min Woo; Sohn, Eun Sook; Kang, Won Joon, Reduced profile stackable semiconductor package.
  34. Kim, Bong Chan; Na, Jae Young; Song, Jae Kyu, Reduced size stacked semiconductor package and method of making the same.
  35. Park, Yeonglm; Chi, HeeJo; Lee, HyungMin, Semiconductor device and method of forming 3D semiconductor package with semiconductor die stacked over semiconductor wafer.
  36. Kim, Gwang Ho; Kim, Jin Seong; Park, Dong Joo; Kang, Dae Byoung, Semiconductor device including increased capacity leadframe.
  37. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  38. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  39. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands.
  40. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  41. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  42. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  43. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  44. Kim, Gi Jeong; Kim, Jae Yoon; Lee, Kyu Won, Semiconductor device including leadframe with downsets.
  45. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  46. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  47. Sun, Yu-Ching; Wu, Fa-Hao; Chen, Kuang-Hsiung; Chiu, Chi-Tsung, Semiconductor device packages having a side-by-side device arrangement and stacking functionality.
  48. Hsieh, Po-Chi, Semiconductor device packages having stacking functionality and including interposer.
  49. Ding, Yi-Chuan; Chen, Chia-Ching, Semiconductor device packages including connecting elements.
  50. Ding, Yi-Chuan; Chen, Chia-Ching, Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof.
  51. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  52. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  53. Kim, Wan Jong; Do, Young Tak; Cho, Byong Woo, Semiconductor device with increased I/O leadframe including power bars.
  54. Kim, Hong Bae; Kim, Hyun Jun; Chung, Hyung Kook, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  55. Kim, Hyun Jun; Chung, Hyung Kook; Kim, Hong Bae, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  56. Chu, Chi-Chih; Weng, Cheng-Yi, Semiconductor package.
  57. Kim, Ilho, Semiconductor package and method of fabricating the same.
  58. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  59. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  60. Park, Soojeoung, Semiconductor package and semiconductor devices with the same.
  61. Sun, Yu-Ching; Cheng, Ren-Yi; Wan, Tsai; Hsu, Chih-Hung; Chen, Kuang-Hsiung, Semiconductor package and the method of making the same.
  62. Jang, Ae-nee; Park, Jin-Woo; Lee, Seokhyun; Lee, Jongho, Semiconductor package devices.
  63. St. Amand, Roger D.; Perelman, Vladimir, Semiconductor package with fast power-up cycle and method of making same.
  64. Lee, Chang Deok; Na, Do Hyun, Semiconductor package with half-etched locking features.
  65. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making same.
  66. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making the same.
  67. Kim, Do Hyeong; Kim, Bong Chan; Kim, Yoon Joo; Chung, Ji Young, Semiconductor package with patterning layer and method of making same.
  68. Su, Yuan-Chang; Huang, Shih-Fu; Chen, Chia-Cheng; Chen, Tzu-Hui; Chen, Kuang-Hsiung; Hsieh, Pao-Ming; Lee, Ming Chiang; Appelt, Bernd Karl, Semiconductor package with single sided substrate design and manufacturing methods thereof.
  69. Hung, Chia-Lin; Chen, Jen-Chuan; Chang, Hui-Shan; Yang, Kuo-Pin, Semiconductor package with through silicon vias and method for making the same.
  70. Tsai, Fu-Yung, Semiconductor packages with heat dissipation structures and related methods.
  71. Lin, I-Chia; Tseng, Yu-Chou; Yang, Jin-Feng; Chung, Chi-Sheng; Liao, Kuo-Hsien, Semiconductor packages with thermal dissipation structures and EMI shielding.
  72. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  73. Weng, Cheng-Yi; Chu, Chi-Chih; Tseng, Chien-Yuan, Stackable semiconductor device packages.
  74. Chen, Kuang-Hsiung; Shen, Chi-Chih; Chen, Jen-Chuan; Chang, Wen-Hsiung; Chang, Hui-Shan; Hsu, Pei-Yu; Wu, Fa-Hao; Chia, Chen-Yu; Chu, Chi-Chih; Weng, Cheng-Yi; Hsu, Ya-Wen, Stackable semiconductor device packages including openings partially exposing connecting elements, conductive bumps, or conductive conductors.
  75. Chen, Chia-Ching; Ding, Yi-Chuan, Stackable semiconductor package and manufacturing method thereof.
  76. Lee, Seok-Chan, Stacked semiconductor package.
  77. Lee, Seok-Chan, Stacked semiconductor package.
  78. Kim, Yoon Joo; Kim, In Tae; Chung, Ji Young; Kim, Bong Chan; Kim, Do Hyung; Ha, Sung Chul; Lee, Sung Min; Song, Jae Kyu, Stacked semiconductor package and method of making same.
  79. Weng, Cheng-Yi, Stacked semiconductor packages and related methods.
  80. Bolognia, David; Kelly, Mike; Smith, Lee, System and method for compartmental shielding of stacked packages.
  81. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  82. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로