An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and an active surface formed on the first generally planar surface, at least one chip scale packaging layer forme
An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and an active surface formed on the first generally planar surface, at least one chip scale packaging layer formed over the active surface and at least one electrical contact formed over the at least one chip scale packaging layer, the at least one electrical contact being connected to circuitry on the active surface by at least one pad formed on the first generally planar surface.
대표청구항▼
The invention claimed is: 1. A packaged chip, comprising: a chip having a front surface, an active region at the front surface and a conductive pad at the front surface conductively connected to the active region; a packaging layer having an inner surface confronting the active region of the chip,
The invention claimed is: 1. A packaged chip, comprising: a chip having a front surface, an active region at the front surface and a conductive pad at the front surface conductively connected to the active region; a packaging layer having an inner surface confronting the active region of the chip, the inner surface spaced from at least a portion of the active region to define a gap, the packaging layer having an outer surface remote from the inner surface and a plurality of edge surfaces extending away from the outer surface; a conductive interconnect extending from the conductive pad along at least one of the edge surfaces and along the outer surface. 2. A packaged chip as claimed in claim 1, wherein the chip includes a plurality of the conductive pads and the packaged chip includes a plurality of the conductive interconnects, the conductive interconnects including conductors extending from the conductive pads along the at least one edge surface. 3. A packaged chip as claimed in claim 2, wherein the plurality of conductive pads extend from underneath the packaging layer to beyond the edge surfaces of the packaging layer. 4. A packaged chip as claimed in claim 1, wherein the packaging layer consists essentially of semiconductor material. 5. A packaged chip as claimed in claim 4, further comprising insulation overlying the outer surface of the packaging layer, the at least one conductive interconnect overlying the insulation. 6. A packaged chip as claimed in claim 5, wherein the insulation includes a dielectric layer, the dielectric layer including at least one material selected from the group consisting of epoxy, silicon oxide, solder mask, silicon nitride, silicon oxynitride, polyimide, parylene, polynaphthalenes, fluorocarbons and acrylates. 7. A packaged chip as claimed in claim 1, wherein the inner surface is defined by a recess in the packaging layer. 8. A packaged chip as claimed in claim 1, wherein the packaging layer is a chip-scale packaging layer. 9. A method of fabricating a plurality of packaged chips, comprising: a) assembling a device wafer including a plurality of chips having front surfaces with a packaging layer overlying the front surfaces, each chip including an active region at the front surface and at least one conductive pad at the front surface conductively connected to the active region, the packaging layer having a inner surface confronting the active region, the inner surface spaced from at least a portion of the active region to define a gap, the packaging layer having an outer surface remote from the inner surface and a plurality of edge surfaces extending away from the outer surface; b) after step a), forming conductive interconnects to the chips, each conductive interconnect including a contact at the outer surface conductively interconnected to the at least one conductive pad of one of the chips by a conductor extending along a wall of at least one channel in the packaging layer; and c) severing the device wafer along dicing lanes into a plurality of packaged chips. 10. A method as claimed in claim 9, further comprising the step of forming the at least one channel in the packaging layer before the step (b). 11. A method as claimed in claim 9, wherein the step (c) is performed after the step (b). 12. A method as claimed in claim 9, wherein the step (b) includes depositing a metal to form the conductors extending along the wall of the at least one channel. 13. A method as claimed in claim 12, wherein the packaging layer includes a plate having an area greater than combined area of at least some of the plurality of chips of the device wafer, the step (a) includes joining the device wafer with the plate, and the step (b) includes forming the at least one channel in the plate. 14. A method as claimed in claim 13, wherein the at least one channel includes a plurality of channels extending through the plate, the plurality of channels being elongated in directions of the dicing lanes, the dicing lanes being exposed by the channels. 15. A method as claimed in claim 14, wherein at least one conductive pad of the chip extend beyond walls of the channels. 16. A method as claimed in claim 9, wherein the packaging layer includes a semiconductor. 17. A method as claimed in claim 9, further comprising forming insulation overlying the outer surface and the wall of the packaging layer and the step (b) includes forming the at least one conductive interconnect over the insulation. 18. A method as claimed in claim 9, wherein inner surfaces are defined by recesses in the packaging layer.
Reisman Arnold (Raleigh NC) Osburn Carlton M. (Cary NC) Hwang Lih-Tyng (Raleigh NC) Narayan Jagdish (Raleigh NC), Apparatus for mounting a semiconductor chip and making electrical connections thereto.
Laureanti Steven J. ; Michaud Russ ; Neitiniemi Jukka-Pekka ; Saukko Kari, Apparatus, and associated method, for shielding emi-generative components of an electrical device.
Park Chul Ho (Chungcheongbuk-do KRX) Shim Jin Seop (Chungcheongbuk-do KRX) Song Kwang Bok (Seoul KRX), Color charge-coupled device and method of manufacturing the same.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Connection components with frangible leads and bus.
Weekamp, Johannus Wilhelmus; Jorritsma, Jorrit; Tijssen, Edwin Petrus Alois Maria; De Samber, Marc Andre, Electronic device having an electronic component with a multi-layer cover, and method.
Horton Raymond Robert ; Lanzetta Alphonso Philip ; Milewski Joseph Maryan ; Mok Lawrence S. ; Montoye Robert Kevin ; Shaukatulla Hussain, Electronic package with interconnected chips.
Wojnarowski Robert J. (Ballston Lake NY) Gorczyca Thomas B. (Schenectady NY), Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers.
Wojnarowski Robert John (Ballston Lake NY) Gorczyca Thomas Bert (Schenectady NY), Fabrication and structures of two-sided molded circuit modules with flexible interconnect layers.
Ueda Kazuhiko,JPX, Image pickup apparatus fabrication method thereof image pickup adaptor apparatus signal processing apparatus signal processing method thereof information processing apparatus and information processi.
Kossives Dean P. ; Lotfi Ashraf W. ; Schneemeyer Lynn F. ; Steigerwald Michael L. ; Van Dover R. Bruce, Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor.
Michael G. Kelly ; James-Yu Chang ; Gary Dean Sasser ; Andrew Arthur Hunter GB; Cheng-Cheng Chang, Integrated circuit packaging for optical sensor devices.
Harvey Ian Robert ; Ehman Michael Frederick ; Harvey Malcolm Randall ; Stephenson James Craig, Integrated inductive components and method of fabricating such components.
Mebane Janet E. (San Diego CA) Chan Lawrence W. (San Diego CA) La Duong T. (San Diego CA) Nevarez Ruben (San Diego CA), Interconnect lead frame for thermal ink jet printhead and methods of manufacture.
DiStefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA) Karavakis Konstantine (Cupertino CA) Fjelstad Joseph (Sunnyvale CA), Manufacture of semiconductor connection components with frangible lead sections.
Kong Alvin M. (Los Angeles CA) Lau James C. (Torrance CA) Chan Steven S. (Alhambra CA), Mass simultaneous sealing and electrical connection of electronic devices.
Welland David R. ; Pavelka John B. ; Healy Edmund G., Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors.
Halahan, Patrick B., Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity.
Jean-Marc Bureau FR; Jacques Elziere FR; Daniel Le Bail FR; Christian Lelong FR; Ngoc-Tuan Nguyen FR, Method for the packaging of electronic components.
Kovac Zlata (Los Gatos CA) Mitchell Craig (Santa Clara CA) Distefano Thomas H. (Monte Sereno CA) Smith John W. (Palo Alto CA), Method of fabricating compliant interface for semiconductor chip.
Go ; deceased Tiong C. (late of El Toro CA by Jane C. Go ; executor) Minahan Joseph A. (Simi Valley CA) Shanken Stuart N. (Laguna Niguel CA), Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan ; Sweis Jason ; Union Laurie ; Gibson David, Method of making connections to a semiconductor chip assembly.
DiStefano Thomas H. ; Grube Gary W. ; Khandros Igor Y. ; Mathiew Gaetan, Methods of making semiconductor connection components with releasable load support.
Matloubian Mehran ; Macdonald Perry A. ; Rensch David B. ; Larson Lawrence E., Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements.
Matloubian Mehran (Encino CA) Macdonald Perry A. (Culver City CA) Rensch David B. (Thousand Oaks CA) Larson Lawrence E. (Bethesda MD), Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same.
Levy Aaron Uri ; Sprint John Patrick ; Forthun John Arthur ; Isaak Harlan Ruben ; Mearig Joel Andrew ; Calkins Mark Chandler, Modular panel stacking process.
Bradley, Paul; Larson, III, John D.; Ruby, Richard C., Mounting film bulk acoustic resonators in microwave packages using flip chip bonding technology.
Meade Robert (Somerville MA) Joannopoulos John (Belmont MA) Alerhand Oscar L. (Marlboro NJ), Optoelectronic integrated circuits and method of fabricating and reducing losses using same.
Degani Yinon (Highland Park NJ) Dudderar Thomas D. (Chatham NJ) Han Byung J. (Scotch Plains NJ) Lyons Alan M. (New Providence NJ) Tai King L. (Berkeley Heights NJ), Packaging multi-chip modules without wire-bond interconnection.
Pastore John R. (Leander TX) Nomi Victor K. (Round Rock TX) Wilson Howard P. (Austin TX), Pad array semiconductor device with thermal conductor and process for making the same.
Glenn, Thomas P.; Jewler, Scott J.; Roman, David; Yee, Jae Hak; Moon, Doo Hwan, Plastic integrated circuit device package and method for making the package.
Rostoker Michael D. (San Jose CA) Pasch Nicholas F. (Pacifica CA), Process for solder ball interconnecting a semiconductor device to a substrate using a noble metal foil embedded interpos.
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
DiStefano Thomas H. (Bronxville NY) Grube Gary W. (Monroe NY) Khandros Igor Y. (Peekskill NY) Mathiew Gatan (Carmel NY), Semiconductor connection components and methods with releasable lead support.
Ohta Hiroyuki,JPX ; Miura Hideo,JPX ; Usami Mitsuo,JPX ; Kametani Masatsugu,JPX ; Zen Munetoshi,JPX ; Okamoto Noriaki,JPX, Semiconductor device having plural chips with the sides of the chips in face-to-face contact with each other in the same.
Distefano Thomas H. (Bronxville NY) Khandros Igor Y. (Peekskill NY) Mathiew Gaetan (Carmel NY) Sweis Jason (Ossining NY) Grange John (Red Hook NY) Grube Gary W. (Monroe NY), Semiconductor inner lead bonding tool.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
Jewell Jack L. (Boulder CO) Quinn William E. (Boulder CO) Swirhun Stan E. (Boulder CO) Bryan Robert P. (Boulder CO), Wafer scale optoelectronic package.
Oganesian, Vage; Lu, Zhenhua, Imaging device with photo detectors and color filters arranged by color transmission characteristics and absorption coefficients.
Motohashi,Kenji; Yanagimoto,Takashi; Miyanishi,Hideji; Aoki,Kazumasa, Printed wiring board with a plurality of pads and a plurality of conductive layers offset from the pads.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.