$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Hydrogen annealing process for stabilizing metal-oxide-semiconductor structures 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01I-007/54
출원번호 US-0840620 (1977-10-11)
발명자 / 주소
  • Levinstein Hyman J. (Berkeley Heights NJ) Sinha Ashok K. (Murray Hill NJ)
출원인 / 주소
  • Bell Telephone Laboratories, Incorporated (Murray Hill NJ 02)
인용정보 피인용 횟수 : 33  인용 특허 : 0

초록

Variations in threshold voltage of Metal-Oxide-Silicon (MOS) structures are attenuated by the inclusion in the fabrication process of a hydrogen anneal step using a temperature range of 650 degrees C≤T≤950 degrees C. This anneal step is designed to be the last step in the fabrication process which i

대표청구항

In a process of fabricating a semiconductor device, the device comprising a semiconductor substrate having a major surface which is at least partially covered by a layer of silicon dioxide, the last fabrication step in the process which is performed at temperatures of 600 degrees C. or greater being

이 특허를 인용한 특허 (33)

  1. Kim, Sang-Shin; Rivera, Manuel Scott; Hong, Suk-Dong, Computer readable medium for high pressure gas annealing.
  2. Wallace Robert M. ; Harvey Kenneth C., Deuterium sintering with rapid quenching.
  3. Lyding, Joseph W.; Hess, Karl; Lee, Jinju, Deuterium treatment of semiconductor device.
  4. Lyding Joseph W. ; Hess Karl, Deuterium-treated semiconductor devices.
  5. Blakely Jack M. ; Tanaka So,JPX ; Umbach Christopher C. ; Tromp Rudolf M., Fabrication of atomic step-free surfaces.
  6. Kamgar Avid (Millington NJ) Sinha Ashok K. (New Providence NJ), Fabrication of semiconductor devices including double annealing steps for radiation hardening.
  7. Lyding Joseph W. ; Hess Karl, Forming of deuterium containing nitride spacers and fabrication of semiconductor devices.
  8. Huang Ji-Chung,TWX ; Hsieh Jang-Cheng,TWX ; Wu Chung-Cheng,TWX ; Huang Kuo-Ching,TWX, Hydrogen thermal annealing method for stabilizing microelectronic devices.
  9. Yamazaki Shunpei,JPX, Insulated gate field effect transistor and its manufacturing method.
  10. Yamazaki, Shunpei, Insulated gate field effect transistor and its manufacturing method.
  11. Gary Daniel,FRX ; Girard Jean-Marc,FRX ; Rostaing Jean-Christophe,FRX ; Friedt Jean-Marie,FRX, Method and system for recovering and recirculating a deuterium-containing gas.
  12. Saks Nelson S. (Alexandria VA), Method for fabricating MNOS structures utilizing hydrogen ion implantation.
  13. Kim, Sang-Shin; Rivera, Manuel Scott; Hong, Suk-Dong, Method for high pressure gas annealing.
  14. Nakajima Ryuji,JPX, Method for manufacturing semiconductor device capable of effectively carrying out hydrogen passivation.
  15. Yamazaki, Shunpei; Shimada, Hiroyuki; Takenouchi, Akira; Takemura, Yasuhiko, Method for processing semiconductor device apparatus for processing a semiconductor and apparatus for processing semiconductor device.
  16. Yamazaki Shunpei,JPX ; Shimada Hiroyuki,JPX ; Takenouchi Akira,JPX ; Takemura Yasuhiko,JPX, Method for processing semiconductor device, apparatus for processing a semiconductor and apparatus for processing semiconductor device.
  17. Yatsuda Yuji (Hachioji JPX) Minami Shinichi (Kokubunji JPX) Kondo Ryuji (Kodaira JPX) Hagiwara Takaaki (Kodaira JPX) Itoh Yokichi (Hachioji JPX), Method for producing a nonvolatile memory device.
  18. Arlt Manfred (Krailling DEX) Dathe Joachim (Munich DEX), Method for stabilizing the current gain of NPN -silicon transistors.
  19. Lowell John K., Method of forming buried oxygen layer using MeV ion implantation.
  20. Solo de Zaldivar Jose (Wdenswill CHX), Method of manufacturing a semiconductor device.
  21. Lee Michael J. (High Wycombe GB2), Method of manufacturing semiconductor devices and product therefrom.
  22. Chu Huey-Chi,TWX ; Lin Yeh-Sen,TWX, Method to improve intrinsic refresh time and dichlorosilane formed gate oxide reliability.
  23. Chetlur, Sundar Srinivasan; Roy, Pradip Kumar; Patel, Minesh Amrat; Sen, Sidhartha; Saxena, Vivek, Methods for deuterium sintering.
  24. Yamazaki, Shunpei, Operation method of semiconductor devices.
  25. Yamazaki, Shunpei, Operation method of semiconductor devices.
  26. Shirai Kazunari (Yokohama JPX) Tanaka Izumi (Yokohama JPX) Tanaka Shinpei (Yokohama JPX) Nishimoto Keiji (Yokohama JPX), Process for producing a semiconductor device.
  27. Lin, Chuan, Reduction of negative bias temperature instability in narrow width PMOS using F2 implantation.
  28. Shunpei Yamazaki JP; Yujiro Nagata JP, Semiconductor device.
  29. Yamazaki Shunpei,JPX ; Nagata Yujiro,JPX, Semiconductor device.
  30. Joseph W. Lyding ; Karl Hess, Semiconductor devices and methods for same.
  31. Lyding, Joseph W.; Hess, Karl, Semiconductor devices, and methods for same.
  32. Abadeer, Wagdi W.; Kamal, legal representative, Lilian; Ellis-Monaghan, John J.; Gambino, Jeffrey P.; Lee, Tom C., Semiconductor wafer processing method that allows device regions to be selectively annealed following back end of the line (BEOL) metal wiring layer formation.
  33. Udayakumar, Kezhakkedath R.; San, Kemal Tamer, Thermal treatment for reducing transistor performance variation in ferroelectric memories.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로